PERFORMANCE MODELING OF DISTRIBUTED MEMORY ARCHITECTURES

被引：0
|
作者：
JOHNSSON, SL [1 ]
机构：
[1] THINKING MACHINES CORP,CAMBRIDGE,MA 02142
来源：
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING | 1991年 / 12卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：300 / 312
页数：13
相关论文
共 50 条
  • [1] PERFORMANCE MODELING OF SPARSE-MATRIX METHODS FOR DISTRIBUTED MEMORY ARCHITECTURES
    POZO, R
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1992, 634 : 677 - 688
  • [2] Performance modeling of distributed hybrid architectures
    Spinnato, PF
    van Albada, GD
    Sloot, PMA
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2004, 15 (01) : 81 - 92
  • [3] Performance pounds for distributed memory multithreaded architectures
    Zuberek, WM
    Govindarajan, R
    [J]. 1998 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5, 1998, : 232 - 237
  • [4] Hierarchical performance modeling for distributed system architectures
    Smarkusky, D
    Ammar, R
    Antonios, I
    Sholl, H
    [J]. ISCC 2000: FIFTH IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 2000, : 659 - 664
  • [5] Hierarchical Performance Modeling for distributed system architectures
    Smarkusky, D.
    Ammar, R.
    Antonios, I.
    Sholl, H.
    [J]. IEEE Symposium on Computers and Communications - Proceedings, 2000, : 659 - 664
  • [6] Parallel performance prediction for multigrid codes on distributed memory architectures
    Romanazzi, Giuseppe
    Jimack, Peter K.
    [J]. HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2007, 4782 : 647 - 658
  • [7] On the Performance of Parallel Neural Network Implementations on Distributed Memory Architectures
    Ganeshamoorthy, K.
    Ranasinghe, D. N.
    [J]. CCGRID 2008: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, PROCEEDINGS, 2008, : 90 - 97
  • [8] Compiling High Performance Fortran for distributed-memory architectures
    Benkner, Siegfried
    Zima, Hans
    [J]. Parallel Computing, 1999, 25 (13): : 1785 - 1825
  • [9] Compiling High Performance Fortran for distributed-memory architectures
    Benkner, S
    Zima, H
    [J]. PARALLEL COMPUTING, 1999, 25 (13-14) : 1785 - 1825
  • [10] High Performance Distributed In-Memory Architectures For Trade Surveillance System
    Bansod, Rishikesh
    Kadarkar, Sanket
    Virk, Rupinder
    Raval, Mehul
    Rashinkar, Rushikesh
    Nambiar, Manoj
    [J]. 2018 17TH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING (ISPDC), 2018, : 101 - 108
12345