Algorithmic aspects of area-efficient hardware/software partitioning

被引:0
|
作者
Wu Jigang
Thambipillai Srikanthan
机构
[1] Nanyang Technological University,Centre for High Performance Embedded Systems
来源
关键词
Heuristic algorithm; Dynamic programming; Complexity; Hardware/software partitioning; Embedded system;
D O I
暂无
中图分类号
学科分类号
摘要
Area efficiency is one of the major considerations in constraint aware hardware/software partitioning process. This paper focuses on the algorithmic aspects for hardware/software partitioning with the objective of minimizing area utilization under the constraints of execution time and power consumption. An efficient heuristic algorithm running in O(n log n) is proposed by extending the method devised for solving the 0-1 knapsack problem. Also, an exact algorithm based on dynamic programming is proposed to produce the optimal solution for small-sized problems. Simulation results show that the proposed heuristic algorithm yields very good approximate solutions while dramatically reducing the execution time.
引用
下载
收藏
页码:223 / 235
页数:12
相关论文
共 50 条
  • [21] Efficient heuristic and tabu search for hardware/software partitioning
    Jigang Wu
    Pu Wang
    Siew-Kei Lam
    Thambipillai Srikanthan
    The Journal of Supercomputing, 2013, 66 : 118 - 134
  • [22] Efficient Algorithm for Hardware/Software Partitioning and Scheduling on MPSoC
    Han, Honglei
    Liu, Wenju
    Wu, Jigang
    Jiang, Guiyuan
    JOURNAL OF COMPUTERS, 2013, 8 (01) : 61 - 68
  • [23] Efficient heuristic and tabu search for hardware/software partitioning
    Wu, Jigang
    Wang, Pu
    Lam, Siew-Kei
    Srikanthan, Thambipillai
    JOURNAL OF SUPERCOMPUTING, 2013, 66 (01): : 118 - 134
  • [24] Area-Efficient AdderNet Hardware Accelerator with Merged Adder Tree Structure
    Seo, Gwanghwi
    Ryu, Sungju
    IEICE ELECTRONICS EXPRESS, 2023, 20 (23):
  • [25] Area-Efficient Hardware Architectures of MISTY1 Block Cipher
    Yasir
    Wu, Ning
    Chen, Xin
    Yahya, Muhammad Rehan
    RADIOENGINEERING, 2018, 27 (02) : 541 - 548
  • [26] ENERGY AND AREA-EFFICIENT HARDWARE IMPLEMENTATION OF HEVC INVERSE TRANSFORM AND DEQUANTIZATION
    Tikekar, Mehul
    Huang, Chao-Tsung
    Sze, Vivienne
    Chandrakasan, Anantha
    2014 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2014, : 2100 - 2104
  • [27] An Area-Efficient Consolidated Configurable Error Correction for Approximate Hardware Accelerators
    Mazahir, Sana
    Hasan, Osman
    Hafiz, Rehan
    Shafique, Muhammad
    Henkel, Joerg
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [28] Efficient hardware/software partitioning approach for embedded multiprocessor systems
    Lin, Tzong-Yen
    Hung, Yu-Ting
    Chang, Rong-Guey
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 231 - +
  • [29] An Iterative Technique for Runtime Efficient Hardware-Software Partitioning
    Wijesundera, Deshya
    Liyanage, Kisaru
    Prakash, Alok
    Srikanthan, Thambipillai
    Perera, Thilina
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 403 - 406
  • [30] Hardware/software partitioning of software binaries
    Stitt, G
    Vahid, F
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 164 - 170