Algorithmic aspects of area-efficient hardware/software partitioning

被引:0
|
作者
Wu Jigang
Thambipillai Srikanthan
机构
[1] Nanyang Technological University,Centre for High Performance Embedded Systems
来源
关键词
Heuristic algorithm; Dynamic programming; Complexity; Hardware/software partitioning; Embedded system;
D O I
暂无
中图分类号
学科分类号
摘要
Area efficiency is one of the major considerations in constraint aware hardware/software partitioning process. This paper focuses on the algorithmic aspects for hardware/software partitioning with the objective of minimizing area utilization under the constraints of execution time and power consumption. An efficient heuristic algorithm running in O(n log n) is proposed by extending the method devised for solving the 0-1 knapsack problem. Also, an exact algorithm based on dynamic programming is proposed to produce the optimal solution for small-sized problems. Simulation results show that the proposed heuristic algorithm yields very good approximate solutions while dramatically reducing the execution time.
引用
下载
收藏
页码:223 / 235
页数:12
相关论文
共 50 条
  • [31] Designing a Scalable and Area-Efficient Hardware Accelerator Supporting Multiple PQC Schemes
    Jung, Heonhui
    Oh, Hyunyoung
    ELECTRONICS, 2024, 13 (17)
  • [32] Power Efficiency for Hardware/Software Partitioning with Time and Area Constraints on MPSoC
    Edwin Sha
    Li Wang
    Qingfeng Zhuge
    Jun Zhang
    Jing Liu
    International Journal of Parallel Programming, 2015, 43 : 381 - 402
  • [33] Power Efficiency for Hardware/Software Partitioning with Time and Area Constraints on MPSoC
    Sha, Edwin
    Wang, Li
    Zhuge, Qingfeng
    Zhang, Jun
    Liu, Jing
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (03) : 381 - 402
  • [34] Hardware SAT Solver-based Area-efficient Accelerator for Autonomous Driving
    Inuma, Yusuke
    Hara-Azumi, Yuko
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 286 - 289
  • [35] Area-Efficient Instruction Set Extension Exploration with Hardware Design Space Exploration
    Wu, I-Wei
    Chung, Chung-Ping
    Shann, Jean Jyh-Jiun
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (05) : 1641 - 1657
  • [36] Optimizing the Montgomery Modular Multiplier for a Power- and Area-Efficient Hardware Architecture
    Leme, Mateus Terribele
    Paim, Guilherme
    Rocha, Leandro M. G.
    Uckert, Patricia
    Lima, Vitor G.
    Soarest, Rafael
    da Costat, Eduardo A. C.
    Bampi, Sergio
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 1084 - 1087
  • [37] Reconfigurable Hardware Architecture of Area-Efficient Multimode Successive Cancellation (SC) Decoder
    Shih, Xin-Yu
    Tsai, Jui-Hung
    Li, Bing-Xuan
    Huang, Chi-Ping
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (04) : 2291 - 2295
  • [38] Hardware/software partitioning and pipelining
    Bakshi, S
    Gajski, DD
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 713 - 716
  • [39] Hardware/software partitioning in Verilog
    Qin, SC
    He, JF
    Qiu, ZY
    Zhang, NX
    FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2002, 2495 : 168 - 179
  • [40] Software Partitioning of Hardware Transactions
    Xiang, Lingxiang
    Scott, Michael L.
    ACM SIGPLAN NOTICES, 2015, 50 (08) : 76 - 86