Gate Oxide Variability Analysis of a Novel 3 nm Truncated Fin–FinFET for High Circuitry Performance

被引:0
|
作者
Mridul Prakash Kashyap
Rishu Chaujar
机构
[1] Delhi Technological University,Applied Physics Department
来源
Silicon | 2021年 / 13卷
关键词
Junctionless; Truncated fin (TF); FinFET; GaAs substrate; Unilateral power gain; f;
D O I
暂无
中图分类号
学科分类号
摘要
In this work, we examined the analog and circuitry amplifying capacity of our novel 3 nm Truncated Fin Junctionless bulk FinFET (n-type) with two different oxide thicknesses at this small scale of gate length. Both oxide widths of high K-material HfO2 have their own individual benefits, due to high gate controllability as compared to conventional FinFETs having SiO2 as a gate oxide. The device works best with Tox = 1 nm in terms of power amplification. When tested with this width of gate oxide, we end up with increase of 59.18%, 7.22% and 12.11 times at corresponding peak values of Unilateral power gain (Gu), IP3 and fmax. This actually evident the enhanced performance of TF-FinFET for A.C applications at this high range of frequency of the input signal. When device tested at Tox = 1 nm, we end up with the increase of 45%, 21.45%, 16% and decrease of 65% at the corresponding peak values of Intrinsic delay (ti), Transconductance (gm), Drain current (ID) and OFF-state current (IOFF). These results of simulation also showed the compatibility of TF-FinFET in terms of high-performance analog application. After these analyses, we can expect a strong potential for wide variety of applications to high-speed System on chip from this device.
引用
收藏
页码:3249 / 3256
页数:7
相关论文
共 50 条
  • [1] Gate Oxide Variability Analysis of a Novel 3 nm Truncated Fin-FinFET for High Circuitry Performance
    Kashyap, Mridul Prakash
    Chaujar, Rishu
    SILICON, 2021, 13 (09) : 3249 - 3256
  • [2] Performance Analysis of Gate Engineered High-K Gate Oxide Stack SOI Fin-FET for 5 nm Technology
    Vijaya P.
    Lorenzo R.
    Nanoscience and Nanotechnology - Asia, 2023, 13 (01):
  • [3] Effects of Varying the Fin Width, Fin Height, Gate Dielectric Material, and Gate Length on the DC and RF Performance of a 14-nm SOI FinFET Structure
    Boukortt, Nour El I.
    Lenka, Trupti Ranjan
    Patane, Salvatore
    Crupi, Giovanni
    ELECTRONICS, 2022, 11 (01)
  • [4] Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond
    Kim, Soyoun
    Lee, Kitae
    Kim, Sihyun
    Kim, Munhyeon
    Lee, Jong-Ho
    Kim, Sangwan
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) : 2088 - 2093
  • [5] Effect of Gate-lap and Oxide Material at 10-nm FinFET Device Performance
    Dargar, Shashi K.
    Srivastava, Viranjay M.
    2018 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTATION AND TELECOMMUNICATION (ICACAT), 2018,
  • [6] Linearity and Analog Performance Analysis of Silicon Junctionless Bulk FinFET Considering Gate Electrode Workfunction Variability and Different Fin Aspect Ratio
    Kalyan Biswas
    Angsuman Sarkar
    Chandan Kumar Sarkar
    Silicon, 2022, 14 : 7531 - 7540
  • [7] Linearity and Analog Performance Analysis of Silicon Junctionless Bulk FinFET Considering Gate Electrode Workfunction Variability and Different Fin Aspect Ratio
    Biswas, Kalyan
    Sarkar, Angsuman
    Sarkar, Chandan Kumar
    SILICON, 2022, 14 (13) : 7531 - 7540
  • [8] Performance Evaluation of Novel Low Leakage Double-gate FinFET Device at sub-22nm with LaAlO3 High-k Gate Oxide and TiN Metal Gate using Quantum Modeling
    Subramaniam, Subha
    Joshi, Sangeeta M.
    Awale, R. N.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [9] Impact of Fin Line Edge Roughness and Metal Gate Granularity on Variability of 10-nm Node SOI n-FinFET
    Sudarsanan, Akhil
    Venkateswarlu, Sankatali
    Nayak, Kaushik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) : 4646 - 4652
  • [10] Novel Attributes and Analog Performance Analysis of Dual Material Gate FINFET Based High Sensitive Biosensors
    Suguna, M.
    Charumathi, V
    Hemalatha, M.
    Balamurugan, N. B.
    Kumar, D. Sriram
    Dhanaselvam, P. Suveetha
    SILICON, 2022, 14 (05) : 2389 - 2396