共 50 条
- [41] Design-for-testability for path delay faults in large combinational circuits using test points [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (333-343):
- [42] Printed circuit board assembly test process and design for testability [J]. ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 594 - 599
- [43] CMOS FAULT MODELING, TEST-GENERATION AND DESIGN FOR TESTABILITY [J]. MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 233 - 238
- [46] Promoting the software design for testability towards a partial test oracle [J]. EIGHTH IEEE INTERNATIONAL WORKSHOP ON SOFTWARE TECHNOLOGY AND ENGINEERING PRACTICE INCORPORATING COMPUTER AIDED SOFTWARE ENGINEERING, PROCEEDINGS, 1997, : 209 - 214
- [47] An effective design for hierarchical test generation based on strong testability [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 288 - 293
- [48] Design for Testability Analysis and Test Plan Optimization for Launch Vehicle [J]. 2016 IEEE CHINESE GUIDANCE, NAVIGATION AND CONTROL CONFERENCE (CGNCC), 2016, : 487 - 491
- [49] Design for testability and DC test of switched-capacitor circuits [J]. Electron Lett, 8 (701-702):