Research on the Efficiency Improvement of Design for Testability Using Test Point Allocation

被引:0
|
作者
Guohua Wang
Qiang Li
Xiaomei Chen
Xiaofeng Meng
机构
[1] Beihang University,School of Instrumentation Science & Opto
[2] North China Electric Power University,electronics Engineering
[3] Beijing,College of Electrical and Electronic Engineering
[4] China,North China Electric Power University
[5] ,School of Instrumentation Science & Opto
[6] Beihang University,electronics Engineering
来源
关键词
Keywords; Test point allocation; Design for testability; Multi-signal flow graph; Genetic algorithm;
D O I
暂无
中图分类号
学科分类号
摘要
Traditional design for testability (DFT) is arduous and time-consuming because of the iterative process of testability assessment and design modification. To improve the DFT efficiency, a DFT process based on test point allocation is proposed. In this process, the set of optimal test points will be automatically allocated according to the signal reachability under the constraints of testability criteria. Thus, the iterative DFT process will be completed by computer and the test engineers will be released to concentrate on the system design rather than the repetitive modification process. To perform test point allocation, the dependency matrix of signal to potential test point (SP-matrix) is defined based on multi-signal flow graph. Then, genetic algorithm (GA) is adopted to search for the optimal test point allocation solution based on the SP-matrix. At last, experiment is carried out to evaluate the effectiveness of the algorithm.
引用
收藏
页码:371 / 376
页数:5
相关论文
共 50 条
  • [41] Design-for-testability for path delay faults in large combinational circuits using test points
    Univ of Iowa, Iowa City, United States
    [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (333-343):
  • [42] Printed circuit board assembly test process and design for testability
    Nguyen, Thao
    Rezvani, Navid
    [J]. ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 594 - 599
  • [43] CMOS FAULT MODELING, TEST-GENERATION AND DESIGN FOR TESTABILITY
    MATTHAUS, C
    KRUGERSPRENGEL, B
    GLOWACZ, C
    HUBNER, U
    VIERHAUS, HT
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 233 - 238
  • [44] Design for testability and DC test of switched-capacitor circuits
    Ihs, H
    Dufaza, C
    [J]. ELECTRONICS LETTERS, 1996, 32 (08) : 701 - 702
  • [45] Design-for-testability for path delay faults in large combinational circuits using test points
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (04) : 333 - 343
  • [46] Promoting the software design for testability towards a partial test oracle
    Lin, JC
    Yeh, PL
    Yang, SC
    [J]. EIGHTH IEEE INTERNATIONAL WORKSHOP ON SOFTWARE TECHNOLOGY AND ENGINEERING PRACTICE INCORPORATING COMPUTER AIDED SOFTWARE ENGINEERING, PROCEEDINGS, 1997, : 209 - 214
  • [47] An effective design for hierarchical test generation based on strong testability
    Ichihara, H
    Okamoto, N
    Inoue, T
    Hosokawa, T
    Fujiwara, H
    [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 288 - 293
  • [48] Design for Testability Analysis and Test Plan Optimization for Launch Vehicle
    Zhou, Hu
    Li, Haimeng
    Qi, Guangping
    Li, Wenting
    Xiang, Zongyou
    Lu, Bo
    [J]. 2016 IEEE CHINESE GUIDANCE, NAVIGATION AND CONTROL CONFERENCE (CGNCC), 2016, : 487 - 491
  • [49] Design for testability and DC test of switched-capacitor circuits
    Universite Montpellier II, Montpellier, France
    [J]. Electron Lett, 8 (701-702):
  • [50] THE TEST ENGINEERS ASSISTANT - A SUPPORT ENVIRONMENT FOR HARDWARE DESIGN FOR TESTABILITY
    HALLENBECK, JJ
    CYBRYNSKI, JR
    KANOPOULOS, N
    MARKAS, T
    VASANTHAVADA, N
    [J]. COMPUTER, 1989, 22 (04) : 59 - 68