ASIC design of IPSec hardware accelerator for network security

被引：6

作者：

Ha, CS ^{[1
]}

Lee, JH ^{[1
]}

Leem, DS ^{[1
]}

Park, MS ^{[1
]}

Choi, BY ^{[1
]}

机构：

[1] Dong Eui Univ, Dept Comp Engn, Pusan 614714, South Korea

来源：

PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS | 2004年

关键词：

D O I：

10.1109/APASIC.2004.1349439

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes ASIC design of IPSec hardware accelerator for network security which can execute tunnel-mode AH and ESP algorithm of IPSec protocol suite. The processor supports AES-128/192/256, TDES, HMAC-MD5 and HMAC-SHA-1 algorithm to encrypt and authenticate the packet data and operates as hardware coprocessor to accelerate cryptographic routine of FreeS/WAN software. The IPSec hardware accelerator consists of AMBA interface, 2KB packet memory, parameter registers, global controller, and cryptographic module. It was designed using 0.25um CMOS standard cell library and consists of about 78K gates and 2KB memory. Its throughput of ESP-AES128-HMAC-SHA1 operation is approximately 200 Mbps at 125Mhz for 120-byte test packet.

引用

页码：168 / 171

页数：4

共 50 条

[1] An IPSec Accelerator Design for a 10Gbps In-Line Security Network Processor
Niu, Yun
Wu, Liji
Zhang, Xiangmin
[J]. JOURNAL OF COMPUTERS, 2013, 8 (02) : 319 - 325
[2] Design of artificial neural network hardware accelerator
Kuznar, Damian
Szczygiel, Robert
Maj, Piotr
Koziol, Anna
[J]. JOURNAL OF INSTRUMENTATION, 2023, 18 (04):
[3] Tamper Resistant Design of Convolutional Neural Network Hardware Accelerator
Yu, Haosen
Sun, Peiyao
Halak, Basel
Shanthakumar, Karthik
Kazmierski, Tomasz
[J]. 2023 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM, ASIANHOST, 2023,
[4] Research on Network Security Based on IPSec
Liu, Yanru
[J]. PROCEEDINGS OF THE 2016 7TH INTERNATIONAL CONFERENCE ON EDUCATION, MANAGEMENT, COMPUTER AND MEDICINE (EMCM 2016), 2017, 59 : 150 - 154
[5] Hardware Design of Cryptographic Accelerator
Hulic, Michal
Vokorokos, Liberios
Adam, Norbert
Fecil'ak, Peter
[J]. 2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
[6] Implementation of an FFT hardware accelerator for security applications
Argenziano, Domenico
[J]. 2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), 2015, : 256 - 259
[7] A Hardware Security Isolation Architecture for Intelligent Accelerator
Gong, Rui
Wang, Lei
Shi, Wei
Liu, Wei
Zhang, JianFeng
[J]. 2022 IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS, TRUSTCOM, 2022, : 984 - 991
[8] Enhancing Sensor Network Security with Improved Internal Hardware Design
Wang, Weizheng
Deng, Zhuo
Wang, Jin
[J]. SENSORS, 2019, 19 (08)
[9] Design of a hardware accelerator for fingerprint alignment
Fons, M.
Fons, F.
Canto, F.
Lopez, M.
[J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 485 - 488
[10] JPEG hardware accelerator design for FPGA
Duman, Kaan
Cogun, Zfuat
Oektem, Levent
[J]. 2007 IEEE 15TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1-3, 2007, : 386 - +

← 1 2 3 4 5 →