ASIC design of IPSec hardware accelerator for network security

被引：6

作者：

Ha, CS ^{[1
]}

Lee, JH ^{[1
]}

Leem, DS ^{[1
]}

Park, MS ^{[1
]}

Choi, BY ^{[1
]}

机构：

[1] Dong Eui Univ, Dept Comp Engn, Pusan 614714, South Korea

来源：

PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS | 2004年

关键词：

D O I：

10.1109/APASIC.2004.1349439

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes ASIC design of IPSec hardware accelerator for network security which can execute tunnel-mode AH and ESP algorithm of IPSec protocol suite. The processor supports AES-128/192/256, TDES, HMAC-MD5 and HMAC-SHA-1 algorithm to encrypt and authenticate the packet data and operates as hardware coprocessor to accelerate cryptographic routine of FreeS/WAN software. The IPSec hardware accelerator consists of AMBA interface, 2KB packet memory, parameter registers, global controller, and cryptographic module. It was designed using 0.25um CMOS standard cell library and consists of about 78K gates and 2KB memory. Its throughput of ESP-AES128-HMAC-SHA1 operation is approximately 200 Mbps at 125Mhz for 120-byte test packet.

引用

页码：168 / 171

页数：4

共 50 条

[31] The design and implementation of IPSec Security Policy LFB on ForCES router
Lian, Jingwei
Wang, Weiming
Gao, Ming
[J]. WISM: 2009 INTERNATIONAL CONFERENCE ON WEB INFORMATION SYSTEMS AND MINING, PROCEEDINGS, 2009, : 548 - 551
[32] ASIC hardware performance
Good, Tim
Benaissa, Mohammed
[J]. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2008, 4986 LNCS : 267 - 293
[33] Simulation of Hardware Accelerator for Wireless Body Sensor Network
Swati G. Mavinkattimath
Rajashri Khanai
[J]. Wireless Personal Communications, 2022, 122 : 477 - 487
[34] Simulation of Hardware Accelerator for Wireless Body Sensor Network
Mavinkattimath, Swati G.
Khanai, Rajashri
[J]. WIRELESS PERSONAL COMMUNICATIONS, 2021, 122 (1) : 477 - 487
[35] Sequence Triggered Hardware Trojan in Neural Network Accelerator
Liu, Zizhen
Ye, Jing
Hu, Xing
Li, Huawei
Li, Xiaowei
Hu, Yu
[J]. 2020 IEEE 38TH VLSI TEST SYMPOSIUM (VTS 2020), 2020,
[36] Hardware Accelerator for Capsule Network based Reinforcement Learning
Ram, Dola
Panwar, Suraj
Varghese, Kuruvilla
[J]. 2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 162 - 167
[37] Reliability Analysis of a Spiking Neural Network Hardware Accelerator
Spyrou, Theofilos
El-Sayed, Sarah A.
Afacan, Engin
Camunas-Mesa, Luis A.
Linares-Barranco, Bernabe
Stratigopoulos, Haralampos-G
[J]. PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 370 - 375
[38] Hardware and Software Design for Automotive Security
Bansod, Gaurav
[J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2015, 15 (09): : 32 - 37
[39] Hardware and Software Design for Automotive Security
Bansod, Gaurav
[J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (09): : 74 - 79
[40] Design, Integration and Implementation of the DySER Hardware Accelerator into OpenSPARC
Benson, Jesse
Cofell, Ryan
Frericks, Chris
Ho, Chen-Han
Govindaraju, Venkatraman
Nowatzki, Tony
Sankaralingam, Karthikeyan
[J]. 2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 115 - 126

← 1 2 3 4 5 →