Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits

被引：5

作者：

Wang, Ran ^{[1
]}

Chakrabarty, Krishnendu ^{[2
]}

机构：

[1] Duke Univ, Durham, NC 27708 USA

[2] Duke Univ, Engn, Dept Elect & Comp Engn, Durham, NC 27708 USA

来源：

IEEE DESIGN & TEST | 2017年 / 34卷 / 05期

关键词：

12;

D O I：

10.1109/MDAT.2017.2705077

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: 2.5-D integrated circuit (IC) is a cost-efficient alternative to through-silicon-via (TSV)-based 3-D IC. In this paper, the authors give a comprehensive summary of the testing challenges of 2.5-D ICs and their existing solutions. They then present a test architecture using e-fuses for prebond interposer testing and a method to reduce power-supply noise during the testing. - Yiran Chen, Duke University. © 2013 IEEE.

引用

页码：72 / 79

页数：8

共 50 条

[41] A 2.5-D Integrated Data Logger for Measuring Extreme Accelerations
Gakkestad, Jakob
Sollund, Tomas
Dalsjo, Per
Tveit, Bjorn
Taklo, Maaike M. Visser
Wright, Daniel Nilsen
Helland, Susanne
Kristiansen, Helge
Johnsen, Christian
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (12): : 1930 - 1939
[42] Thermal Analysis and Optimization of 2.5-D Integrated Voltage Regulator
Song, Taigon
Sturcken, Noah
Athikulwongse, Krit
Shepard, Kenneth
Lim, Sung Kyu
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 25 - 28
[43] Signal and Power Integrity Analysis in 2.5D Integrated Circuits (ICs) with Glass, Silicon and Organic Interposer
Kim, Youngwoo
Cho, Jonghyun
Kim, Kiyeong
Sundaram, Venky
Tummala, Rao
Kim, Joungho
2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 738 - 743
[44] Investigation on Embedded Microchannel Heatsink for 2.5-D Integrated Package
Zhang, Peng
Wang, Da-Wei
Zhao, Wen-Sheng
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (06): : 838 - 848
[45] Chiplet/Interposer Co-Design for Power Delivery Network Optimization in Heterogeneous 2.5-D ICs
Kim, Jinwoo
Chekuri, Venkata Chaitanya Krishna
Rahman, Nael Mizanur
Dolatsara, Majid Ahadi
Torun, Hakki Mert
Swaminathan, Madhavan
Mukhopadhyay, Saibal
Lim, Sung Kyu
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2021, 11 (12): : 2148 - 2157
[46] Fabrication and Characterization of a Low Parasitic Capacitance and Low-Stress Si Interposer for 2.5-D Integration
Luo, Rongfeng
Wang, Shitao
Xia, Yanming
Ma, Shenglin
Wang, Wei
Chen, Jing
Jin, Yufeng
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (04) : 521 - 527
[47] Parametric Fault Testing and Performance Characterization of Post-Bond Interposer Wires in 2.5-D ICs
Huang, Li-Ren
Huang, Shi-Yu
Tsai, Kun-Han
Cheng, Wu-Tung
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (03) : 476 - 488
[48] Electrical performance of glass interposer-based 3D packaging: modeling and simulations
El Amrani, A.
El Bouhali, M.
Bouya, M.
Benali, A.
Faqir, M.
Hadjoudja, A.
Ghogho, M.
PROCEEDINGS OF 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT 2015), 2015, : 16 - 19
[49] Active Silicon Interposer Design for Interposer-Level Wireless Power Transfer Technology for High-Density 2.5-D and 3-D ICs
Song, Jinwook
Park, Shinyoung
Kim, Sukjin
Kim, Jonghoon J.
Kim, Joungho
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (08): : 1148 - 1161
[50] Thermomechanical Challenges of 2.5-D Packaging: A Review of Warpage and Interconnect Reliability
Kim, Hakjun
Hwang, Jae Young
Kim, Sarah Eunkyung
Joo, Young-Chang
Jang, Hyejin
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (10): : 1624 - 1641

← 1 2 3 4 5 →