Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits

被引：5

作者：

Wang, Ran ^{[1
]}

Chakrabarty, Krishnendu ^{[2
]}

机构：

[1] Duke Univ, Durham, NC 27708 USA

[2] Duke Univ, Engn, Dept Elect & Comp Engn, Durham, NC 27708 USA

来源：

IEEE DESIGN & TEST | 2017年 / 34卷 / 05期

关键词：

12;

D O I：

10.1109/MDAT.2017.2705077

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: 2.5-D integrated circuit (IC) is a cost-efficient alternative to through-silicon-via (TSV)-based 3-D IC. In this paper, the authors give a comprehensive summary of the testing challenges of 2.5-D ICs and their existing solutions. They then present a test architecture using e-fuses for prebond interposer testing and a method to reduce power-supply noise during the testing. - Yiran Chen, Duke University. © 2013 IEEE.

引用

页码：72 / 79

页数：8

共 50 条

[31] Scan-Based Testing of Post-Bond Silicon Interposer Interconnects in 2.5-D ICs
Wang, Ran
Chakrabarty, Krishnendu
Eklow, Bill
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (09) : 1410 - 1423
[32] Lithography Challenges for 2.5D Interposer Manufacturing
Ruhmer, Klaus
Cochet, Philippe
McCleary, Roger
Rogoff, Rich
Roy, Rajiv
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 523 - 527
[33] Test Challenges for 3D Integrated Circuits
Lee, Hsien-Hsin S.
Chakrabarty, Krishnendu
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 26 - 35
[34] Delay Testing and Characterization of Post-Bond Interposer Wires in 2.5-D ICs
Huang, Shi-Yu
Huang, Li-Ren
Tsai, Kun-Han
Cheng, Wu-Tung
2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
[35] Optimal Die Placement for Interposer-Based 3D ICs
Osmolovskyi, Sergii
Knechtel, Johann
Markov, Igor L.
Lienig, Jens
2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 513 - 520
[36] Fast Transient Thermal Simulation of 2.5-D Packages on Through Silicon Via Interposer
Feng, Qiangqiang
Tang, Min
Fu, Guangcao
Mao, Junfa
2016 IEEE 20TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2016,
[37] Model Abstraction of 3D-Integrated/Interposer-Based High Performance Systems for Faster (Thermal) Simulation
Heinig, Andy
Papaioannou, Dimitrios
Fischbach, Robert
2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 230 - 237
[38] Design and Demonstration of a 2.5-D Glass Interposer BGA Package for High Bandwidth and Low Cost
Sawyer, Brett M. D.
Suzuki, Yuya
Furuya, Ryuta
Nair, Chandrasekharan
Huang, Ting-Chia
Smet, Vanessa
Panayappan, Kadappan
Sundaram, Venky
Tummala, Rao
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (04): : 552 - 562
[39] Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs
Yan, Jin-Tai
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (11) : 1889 - 1902
[40] Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs
Liu, Wen-Hao
Chang, Min-Sheng
Wang, Ting-Chi
2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,

← 1 2 3 4 5 →