Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits

被引：5

作者：

Wang, Ran ^{[1
]}

Chakrabarty, Krishnendu ^{[2
]}

机构：

[1] Duke Univ, Durham, NC 27708 USA

[2] Duke Univ, Engn, Dept Elect & Comp Engn, Durham, NC 27708 USA

来源：

IEEE DESIGN & TEST | 2017年 / 34卷 / 05期

关键词：

12;

D O I：

10.1109/MDAT.2017.2705077

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: 2.5-D integrated circuit (IC) is a cost-efficient alternative to through-silicon-via (TSV)-based 3-D IC. In this paper, the authors give a comprehensive summary of the testing challenges of 2.5-D ICs and their existing solutions. They then present a test architecture using e-fuses for prebond interposer testing and a method to reduce power-supply noise during the testing. - Yiran Chen, Duke University. © 2013 IEEE.

引用

页码：72 / 79

页数：8

共 50 条

[1] Electrical and Thermal Characteristics Optimization in Interposer-Based 2.5-D Integrated Circuits
Zhi, Changle
Dong, Gang
Yang, Deguang
Liu, Daihang
Feng, Yinghao
Wang, Yang
Zhu, Zhangming
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (03) : 627 - 637
[2] Testing of Interposer-Based 2.5D Integrated Circuits: Challenges and Solutions
Wang, Ran
Chakrabarty, Krishnendu
2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 74 - 79
[3] Testing of Interposer-Based 2.5D Integrated Circuits
Wang, Ran
Chakrabarty, Krishnendu
PROCEEDINGS 2016 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2016,
[4] Interconnect Testing and Test-Path Scheduling for Interposer-Based 2.5-D ICs
Wang, Ran
Chakrabarty, Krishnendu
Bhawmik, Sudipta
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (01) : 136 - 149
[5] Test Scheduling of Interposer-Based 2.5-D ICs Using Enhanced Differential Evolution Algorithm
Deng Libao
Sun Ning
Fu Ning
WIRELESS AND SATELLITE SYSTEMS, PT I, 2019, 280 : 537 - 549
[6] Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems
Murali, Gauthaman
Park, Heechun
Qin, Eric
Torun, Hakki Mert
Dolatsara, Majid Ahadi
Swaminathan, Madhavan
Krishna, Tushar
Lim, Sung Kyu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 605 - 616
[7] Multicast Test Architecture and Test Scheduling for Interposer-based 2.5D ICs
Wang, Shengcheng
Wang, Ran
Chakrabarty, Krishnendu
Tahoori, Mehdi B.
2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 86 - 91
[8] Board-Level Drop Impact Reliability of Silicon Interposer-Based 2.5-D IC Integration
Cheng, Hsien-Chie
Cheng, Tzu-Hsuan
Chen, Wen-Hwa
Chang, Tao-Chih
Huang, Hsin-Yi
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (10): : 1493 - 1504
[9] Efficient Test Length Reduction Techniques for Interposer-Based 2.5D ICs
Lu, Shyue-Kung
Li, Huai-Min
Hashizume, Masaki
Hong, Jin-Hua
Tsai, Zheng-Ru
2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
[10] Built-In Self-Test for Interposer-Based 2.5D ICs
Wang, Ran
Chakrabarty, Krishnendu
Bhawmik, Sudipta
2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 174 - 181

← 1 2 3 4 5 →