Manufacturing technologies for a highly reliable, 0.34 um2-Cell 64 mb, and 1T1C FRAM

被引:0
|
作者
Kim, J. -H. [1 ]
Jung, D. J. [1 ]
Kang, S. K. [1 ]
Kang, Y. M. [1 ]
Kim, H. H. [1 ]
Kang, J. Y. [1 ]
Lee, E. S. [1 ]
Jung, W. W. [1 ]
Joo, H. J. [1 ]
Jung, J. Y. [1 ]
Park, J. H. [1 ]
Kim, H. [1 ]
Choi, D. Y. [1 ]
Lee, S. Y. [1 ]
Jeong, H. S. [1 ]
Kim, Kinam [1 ]
机构
[1] Samsung Elect Co Ltd, Semicond R&D Ctr, Memory Div, Technol Dev Team 2, San 24 Nongseo Dong, Yongin, Kyungki Do, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
64 Mb FRAM with a 1T1C scheme has progressed greatly for mass production in terms of a highly reliable device. For the first time, package-level reliabilities of the memory were evaluated systematically and massively. We scrutinized the device reliabilities in accelerated manners, one of which is high-temperature-operating-life (HTOL) test; and the other is high-temperature-storage (HTS) test. Random-single-bit failures appeared from the tests were not attributed to intrinsic causes but extrinsic ones. The extrinsic mostly come from poor interconnections between a cell capacitor and its near-contact nodes. As a result of applying novel schemes to remove the analyzed defectives, we have the FRAM with no bit failure up to 1000 hours over both HTOL and HTS tests.
引用
收藏
页码:511 / +
页数:3
相关论文
共 50 条
  • [22] Highly stable etch stopper technology for 0.25 μm 1 transistor 1 capacitor (1T1C), 32 mega-bit ferroelectric random access memory (FRAM)
    Jang, NW
    Song, YJ
    Joo, SH
    Lee, KM
    Kim, HH
    Joo, HJ
    Park, JH
    Lee, SW
    Lee, SYG
    Kim, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 2033 - 2036
  • [23] An 8Mb 1T1C ferroelectric memory with zero cancellation and micro-granularity redundancy
    Eliason, J
    Madan, S
    McAdams, H
    Fox, G
    Moise, T
    Lin, CG
    Schwartz, K
    Gallia, J
    Jabillo, E
    Kraus, B
    Summerfelt, S
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 427 - 430
  • [24] Quality assured mass productive 1.6V operational 0.18μm 1T1C FRAM embedded smart card with advanced integration technologies against defectives
    Kim, JH
    Kang, YM
    Park, JH
    Joo, HJ
    Kang, SK
    Choi, DY
    Rhie, HS
    Koo, BJ
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 889 - 892
  • [26] Integration and electrical properties of novel ferroelectric capacitors for 0.25 μm 1 transistor 1 capacitor ferroelectric random access memory (1T1C FRAM)
    Song, YJ
    Jang, NW
    Jung, DJ
    Kim, HH
    Joo, HJ
    Lee, SY
    Lee, KM
    Joo, SH
    Park, SO
    Kim, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2635 - 2638
  • [27] 1T-1C FRAM Cell Reading without Reference-Voltage Generation
    Sharroush, Sherif M.
    PROCEEDINGS OF THE 2013 SECOND INTERNATIONAL JAPAN-EGYPT CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (JEC-ECC), 2013, : 40 - 45
  • [28] Optimization and effects of device parameters on the memory cell operation of 1T/1C FRAM
    Lee, JW
    Lee, S
    Jung, DJ
    Koo, BJ
    Kim, KN
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1998, 33 : S208 - S211
  • [29] Tunnel FET Negative-Differential-Resistance Based 1T1C Refresh-Free-DRAM, 2T1C SRAM and 3T1C CAM
    Gupta, Navneet
    Makosiej, Adam
    Shrimali, Hitesh
    Amara, Amara
    Vladimirescu, Andrei
    Anghel, Costin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 270 - 277
  • [30] A new high-reliable 2T/1C FeRAM cell
    Wei, Chao-Gang
    Ren, Tian-Ling
    Zhang, Zhi-Gang
    Xie, Dan
    Zhu, Jun
    Liu, Li-Tian
    INTEGRATED FERROELECTRICS, 2006, 81 : 149 - 155