Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET

被引:7
|
作者
Mushtaq, Umar [1 ]
Kumar, Naveen [2 ]
Anand, Sunny [1 ]
Amin, Intekhab [3 ]
机构
[1] Amity Univ, Noida 201313, India
[2] NIT Jalandhar, Jalandhar 144011, Punjab, India
[3] Jamia Millia Islamia, New Delhi, India
关键词
Hetero metal; Dual-gate; Nanotube; Core-Shell; Linear parameters; FIELD-EFFECT TRANSISTOR; INTERMODULATION DISTORTION; TUNNEL FET; LINEARITY; ANALOG; CMOS;
D O I
10.1007/s12633-019-00329-9
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
For experiencing phenomenon at nanoscale regimes, Nanotube FETs have been explored quite attentively due to their ever-increasing application in low power electronics. Nanotubes have a unique property of forming a Gate All around configuration, which imparts the device with appropriate electrostatic control and at the same time providing it with a superior exemption from short channel effects. In this letter, we have proposed a Hetero Metal (HM)-Dual Gate (DG) All around Core-Shell (CS) Nanotube (NT) TFET. Different metal work functions for both the core and shell gates have been employed and compared the proposed device with a Single Metal Gate All around configuration. The HM-DG NT-TFET yielded better analog and RF characteristics like better I-ON (2.68X10(-6)A/mu m), improved I-ON/I-OFF (4.66X10(12)) and Subthreshold slope (19 mV/dec). The proposed device showed almost identical C-gg when compared to the Single Metal (SM) NT-TFET although transconductance (g(m)) and unity gain frequency (f(T)) were found to be far better than Single-Metal GAA Configuration that indicates towards the device being a propitious candidate in RF circuits. The devices were also compared based on linear parameters for which the proposed device exhibited superior results.
引用
收藏
页码:2355 / 2363
页数:9
相关论文
共 50 条
  • [41] Performance enhancement of the dual-metal gate In0.53Ga0.47As dopingless TFET by using a platinum metal strip insertion
    Liu, Hu
    Yang, Lin-An
    Chen, Yao
    Jin, Zhi
    Hao, Yue
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (10)
  • [42] Simulation Study for Dual Material Gate Hetero-Dielectric TFET: Static Performance Analysis for Analog Applications
    Upasana
    Narang, Rakhi
    Gupta, Mridula
    Saxena, Manoj
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [43] Performance analysis of dual material control gate cavity on source electrically doped TFET biosensor for biomedical applications
    Dharmender
    Nigam, Kaushal Kumar
    Yadav, Piyush
    Tikkiwal, Vinay Anand
    MICRO AND NANOSTRUCTURES, 2024, 191
  • [44] Core-shell nanoparticles by silica coating of metal oxides in a dual-stage hydrothermal flow reactor
    Hellstern, H. L.
    Mamakhel, A.
    Bremholm, M.
    Iversen, B. B.
    CHEMICAL COMMUNICATIONS, 2016, 52 (16) : 3434 - 3437
  • [45] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Alok Naugarhiya
    Silicon, 2022, 14 : 1593 - 1604
  • [46] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    Naugarhiya, Alok
    SILICON, 2022, 14 (04) : 1593 - 1604
  • [47] COMPARATIVE PERFORMANCE ANALYSIS OF GATE -INSIDE, GATE-OUTSIDE AND GATE-INSIDE&OUTSIDE CYLINDRICAL JUNCTIONLESS SILICON NANOTUBE FET
    Ambika, R.
    Srinivasan, R.
    2017 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2017,
  • [48] Design and Investigation of a Novel Charge Plasma-Based Core-Shell Ring-TFET: Analog and Linearity Analysis
    Gupta, Ashok Kumar
    Raman, Ashish
    Kumar, Naveen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3506 - 3512
  • [49] Analytical Modeling of Oppositely Doped Core-Shell Junctionless Nanowire Transistor Considering Fringe Capacitance and Dual Material Gate
    Bharti, Poornima
    Mittal, Poornima
    ADVANCED THEORY AND SIMULATIONS, 2025,
  • [50] Selective-Area Growth of Vertical InGaAs/GaSb Core-Shell Nanowires on Silicon and Dual Switching Properties
    Gamo, Hironori
    Lian, Chen
    Motohisa, Junichi
    Tomioka, Katsuhiro
    ACS NANO, 2023, 17 (18) : 18346 - 18351