Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET

被引:7
|
作者
Mushtaq, Umar [1 ]
Kumar, Naveen [2 ]
Anand, Sunny [1 ]
Amin, Intekhab [3 ]
机构
[1] Amity Univ, Noida 201313, India
[2] NIT Jalandhar, Jalandhar 144011, Punjab, India
[3] Jamia Millia Islamia, New Delhi, India
关键词
Hetero metal; Dual-gate; Nanotube; Core-Shell; Linear parameters; FIELD-EFFECT TRANSISTOR; INTERMODULATION DISTORTION; TUNNEL FET; LINEARITY; ANALOG; CMOS;
D O I
10.1007/s12633-019-00329-9
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
For experiencing phenomenon at nanoscale regimes, Nanotube FETs have been explored quite attentively due to their ever-increasing application in low power electronics. Nanotubes have a unique property of forming a Gate All around configuration, which imparts the device with appropriate electrostatic control and at the same time providing it with a superior exemption from short channel effects. In this letter, we have proposed a Hetero Metal (HM)-Dual Gate (DG) All around Core-Shell (CS) Nanotube (NT) TFET. Different metal work functions for both the core and shell gates have been employed and compared the proposed device with a Single Metal Gate All around configuration. The HM-DG NT-TFET yielded better analog and RF characteristics like better I-ON (2.68X10(-6)A/mu m), improved I-ON/I-OFF (4.66X10(12)) and Subthreshold slope (19 mV/dec). The proposed device showed almost identical C-gg when compared to the Single Metal (SM) NT-TFET although transconductance (g(m)) and unity gain frequency (f(T)) were found to be far better than Single-Metal GAA Configuration that indicates towards the device being a propitious candidate in RF circuits. The devices were also compared based on linear parameters for which the proposed device exhibited superior results.
引用
收藏
页码:2355 / 2363
页数:9
相关论文
共 50 条
  • [31] Temperature sensitivity analysis of vertical tunneling based dual metal Gate TFET on analog/RF FOMs
    Neha Paras
    Sudakar Singh Chauhan
    Applied Physics A, 2019, 125
  • [32] Core-Shell Dual-Gate Nanowire Synaptic Transistor with Short/Long-Term Plasticity
    Ansari, Md Hasan Raza
    Kim, Daehwan
    Cho, Seongjae
    Lee, Jong-Ho
    Park, Byung-Gook
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [33] Temperature sensitivity analysis of vertical tunneling based dual metal Gate TFET on analog/RF FOMs
    Paras, Neha
    Chauhan, Sudakar Singh
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (05):
  • [34] Dual strategies of interface engineering and core-shell structure improve potassium storage performance
    Xu, Yifei
    Li, Yuhao
    Wang, Tiansheng
    Liu, Qingshan
    Fang, Xinrui
    Ding, Xueting
    Chen, Zhengyuan
    Zhang, Cunliang
    Niu, Haitao
    Zhou, Hua
    Li, Hongsen
    CHEMICAL ENGINEERING JOURNAL, 2024, 479
  • [35] Improved Performance Analysis and Design of Dual Metal Gate FinFET for Low Power Digital Applications
    Padmaja, P.
    Chary, D. Vemana
    Erigela, R.
    Sirisha, G.
    ChayaDevi, S. K.
    Pedapudi, M. C.
    Balaji, B.
    Cheerala, S.
    Agarwal, V.
    Gowthami, Y.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (06): : 1059 - 1066
  • [36] Performance Comparison of Stacked Dual-Metal Gate Engineered Cylindrical Surrounding Double-Gate MOSFET
    Dargar, Abha
    Srivastava, Viranjay M.
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2021, 67 (01) : 29 - 34
  • [37] Linearity performance and harmonic distortion analysis of gate-over-pockets hetero-dielectric dual-metal-double-gate TFET for RF applications
    Yadav, Nisha
    Jadav, Sunil
    Saini, Gaurav
    MICRO AND NANOSTRUCTURES, 2025, 199
  • [38] RF performance of Dual Metal Cylindrical/Surrounded Gate MOSFET for High Switching Speed Applications
    Ghosh, Pujarini
    MridulaGupta
    Haldar, Subhasis
    Gupta, R. S.
    2012 INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2012,
  • [39] Core-Shell Incorporated Analytical Modeling of a Dual-Material Gate Junctionless Nanowire: Extraction of Subthreshold Characteristics
    Bharti, Poornima
    Mittal, Poornima
    JOURNAL OF ELECTRONIC MATERIALS, 2025, 54 (04) : 3046 - 3059
  • [40] Core-Shell Dual-Gate Nanowire Charge-Trap Memory for Synaptic Operations for Neuromorphic Applications
    Ansari, Md Hasan Raza
    Kannan, Udaya Mohanan
    Cho, Seongjae
    NANOMATERIALS, 2021, 11 (07)