Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET

被引:7
|
作者
Mushtaq, Umar [1 ]
Kumar, Naveen [2 ]
Anand, Sunny [1 ]
Amin, Intekhab [3 ]
机构
[1] Amity Univ, Noida 201313, India
[2] NIT Jalandhar, Jalandhar 144011, Punjab, India
[3] Jamia Millia Islamia, New Delhi, India
关键词
Hetero metal; Dual-gate; Nanotube; Core-Shell; Linear parameters; FIELD-EFFECT TRANSISTOR; INTERMODULATION DISTORTION; TUNNEL FET; LINEARITY; ANALOG; CMOS;
D O I
10.1007/s12633-019-00329-9
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
For experiencing phenomenon at nanoscale regimes, Nanotube FETs have been explored quite attentively due to their ever-increasing application in low power electronics. Nanotubes have a unique property of forming a Gate All around configuration, which imparts the device with appropriate electrostatic control and at the same time providing it with a superior exemption from short channel effects. In this letter, we have proposed a Hetero Metal (HM)-Dual Gate (DG) All around Core-Shell (CS) Nanotube (NT) TFET. Different metal work functions for both the core and shell gates have been employed and compared the proposed device with a Single Metal Gate All around configuration. The HM-DG NT-TFET yielded better analog and RF characteristics like better I-ON (2.68X10(-6)A/mu m), improved I-ON/I-OFF (4.66X10(12)) and Subthreshold slope (19 mV/dec). The proposed device showed almost identical C-gg when compared to the Single Metal (SM) NT-TFET although transconductance (g(m)) and unity gain frequency (f(T)) were found to be far better than Single-Metal GAA Configuration that indicates towards the device being a propitious candidate in RF circuits. The devices were also compared based on linear parameters for which the proposed device exhibited superior results.
引用
收藏
页码:2355 / 2363
页数:9
相关论文
共 50 条
  • [21] Influence of Threshold Voltage Performance Analysis on Dual Halo Gate Stacked Triple Material Dual Gate TFET for Ultra Low Power Applications
    M. Venkatesh
    N. B. Balamurugan
    Silicon, 2021, 13 : 275 - 287
  • [22] Influence of Threshold Voltage Performance Analysis on Dual Halo Gate Stacked Triple Material Dual Gate TFET for Ultra Low Power Applications
    Venkatesh, M.
    Balamurugan, N. B.
    SILICON, 2021, 13 (01) : 275 - 287
  • [23] Ambipolar performance improvement of the C-shaped pocket TFET with dual metal gate and gate-drain underlap
    Zhao, Zi-Miao
    Chen, Zi-Xin
    Liu, Wei-Jing
    Tang, Nai-Yun
    Liu, Jiang-Nan
    Liu, Xian-Ting
    Li, Xuan-Lin
    Pan, Xin-Fu
    Tang, Min
    Li, Qing-Hua
    Bai, Wei
    Tang, Xiao-Dong
    CHINESE PHYSICS B, 2023, 32 (10)
  • [24] A Simulation Study of the Effect of Trap Charges and Temperature on Performance of Dual Metal Strip Double Gate TFET
    Nikhil, Korra
    Babu, K. Murali Chandra
    Talukdar, Jagritee
    Goel, Ekta
    SILICON, 2024, 16 (02) : 525 - 534
  • [25] A Simulation Study of the Effect of Trap Charges and Temperature on Performance of Dual Metal Strip Double Gate TFET
    Korra Nikhil
    K Murali Chandra Babu
    Jagritee Talukdar
    Ekta Goel
    Silicon, 2024, 16 (2) : 525 - 534
  • [26] Surface Potential Analysis of Dual Material Gate Silicon-Based Ferroelectric TFET for Biosensing Application
    Venkatesh, M.
    Parthasarathy, P.
    Kumar, U. Arun
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (01)
  • [27] Silicon Nanotube Field Effect Transistor with Core-Shell Gate Stacks for Enhanced High-Performance Operation and Area Scaling Benefits
    Fahad, Hossain M.
    Smith, Casey E.
    Rojas, Jhonathan P.
    Hussain, Muhammad M.
    NANO LETTERS, 2011, 11 (10) : 4393 - 4399
  • [28] Design and Analysis of Dual-Metal-Gate Double-Cavity Charge-Plasma-TFET as a Label Free Biosensor
    Mahalaxmi
    Acharya, Bibhudendra
    Mishra, Guru Prasad
    IEEE SENSORS JOURNAL, 2020, 20 (23) : 13969 - 13975
  • [29] Performance analysis of double-metal-gate dual-cavity dielectrically modulated-TFET as a label free biosensor
    Mahalaxmi
    Mishra, Guru Prasad
    MATERIALS TODAY-PROCEEDINGS, 2021, 43 : 3740 - 3743
  • [30] Gate misalignment effect on electrical characteristics and comparison of Analog/RF performance parameters of triple metal dual gate vertical TFET
    Kumbhar, Rohit R.
    Agarwal, Rajesh
    MICRO AND NANOSTRUCTURES, 2025, 198