An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability

被引:23
|
作者
Chen, Yuan-Ho [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Informat & Comp Engn, Zhongli 320, Taiwan
关键词
Fixed-width Booth multiplier; multilevel conditional probability (MLCP); truncation error; LOW-ERROR; DCT; DESIGN;
D O I
10.1109/TVLSI.2014.2302447
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This brief proposes an accuracy-adjustment fixed-width Booth multiplier that compensates the truncation error using a multilevel conditional probability (MLCP) estimator and derives a closed form for various bit widths L and column information w. Compared with the exhaustive simulations strategy, the proposed MLCP estimator substantially reduces simulation time and easily adjusts accuracy based on mathematical derivations. Unlike previous conditional-probability methods, the proposed MLCP uses entire nonzero code, namely MLCP, to estimate the truncation error and achieve higher accuracy levels. Furthermore, the simple and small MLCP compensated circuit is proposed in this brief. The results of this brief show that the proposed MLCP Booth multipliers achieve low-cost high-accuracy performance.
引用
收藏
页码:203 / 207
页数:5
相关论文
共 50 条
  • [31] Adaptive low-error fixed-width booth multipliers
    Song, Min-An
    Van, Lan-Da
    Kuo, Sy-Yen
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (06): : 1180 - 1187
  • [32] A Survey Paper on Modern Technologies in Fixed-Width Multiplier
    Rubia, Jency J.
    Kumar, Sathish G. A.
    2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
  • [33] Design of Error-Compensated Fixed-Width Multiplier
    Junghare, Aniket V.
    Keote, Rashmi S.
    Karule, P. T.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1675 - 1678
  • [34] Design of low error CSD fixed-width multiplier
    Kim, SM
    Chung, JG
    Parhi, KK
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 69 - 72
  • [35] Low-latency and power-efficient row-based binary-weighted compensator for fixed-width Booth multiplier
    Li, Chung-Yi
    Hu, Hong-Chi
    Chen, Yuan-Ho
    Lin, Shinn-Yn
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024,
  • [36] Design of low power fixed-width multiplier with row bypassing
    Balamurugan, S.
    Ghosh, Sneha
    Atul
    Balakumaran, S.
    Marimuthu, R.
    Mallick, P. S.
    IEICE ELECTRONICS EXPRESS, 2012, 9 (20): : 1568 - 1575
  • [37] Design of the lower error fixed-width multiplier and its application
    Van, LD
    Wang, SS
    Feng, WS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (10) : 1112 - 1118
  • [38] Improved Quantization Error Compensation Method for Fixed-Width Booth Multipliers
    Ma, Xiaolong
    Xu, Jiangtao
    Chen, Guican
    VLSI DESIGN, 2014, 2014
  • [39] Sequential nonparametric fixed-width confidence intervals for conditional quantiles
    Bagui S.C.
    Mehra K.L.
    Krishnaiah Y.S.R.
    Sequential Analysis, 2010, 29 (01) : 69 - 87
  • [40] Low error fixed-width CSD multiplier with efficient sign extension
    Kim, SM
    Chung, JG
    Parhi, KK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (12) : 984 - 993