A mid-signal Built-In Self-Test approach for analog circuits

被引：0

作者：

Stroud, C ^{[1
]}

Morton, J ^{[1
]}

Islam, A ^{[1
]}

Alassaly, H ^{[1
]}

机构：

[1] Univ N Carolina, Dept Elect & Comp Engn, Charlotte, NC 28223 USA

来源：

2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A Built-In Self-Test (BIST) approach is described which is designed to test the analog portion of mixed-signal integrated circuits and systems. The BIST circuitry is located in the digital portion of the mixed-signal circuitry to minimize area overhead and effects on the analog portion of the mixed-signal system. The approach was evaluated using benchmark circuits for analog testing and found to consistently provide fault coverage greater than 95%, even when acceptable component parameter variations are added to the set of benchmark circuits.(1).

引用

页码：196 / 201

页数：6

共 50 条

[31] Built-In Self-Test for automatic analog frequency response measurement
Yang, DY
Dai, F
Stroud, C
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2208 - 2211
[32] Built-in self-test implementation for an analog-to-digital converter
Yoo, K
Kwon, M
Bahng, G
Hwang, S
Lee, H
Lee, J
Seo, D
Kim, J
Kang, S
Han, G
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 963 - 966
[33] BUILT-IN SELF-TEST STRUCTURE FOR MIXED-MODE CIRCUITS
WURTZ, LT
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1993, 42 (01) : 25 - 29
[34] Analog Neural Network Design for RF Built-In Self-Test
Maliuk, Dzmitry
Stratigopoulos, Haralampos-G.
Huang, He
Makris, Yiorgos
INTERNATIONAL TEST CONFERENCE 2010, 2010,
[35] A built-in self-test method for diagnosis of synchronous sequential circuits
Pomeranz, I
Reddy, SM
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 290 - 296
[36] BUILT-IN SELF-TEST STRUCTURES
MCCLUSKEY, EJ
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 29 - 36
[37] Digital built-in self-test of CMOS analog iterative decoders
Yiu, M
Gaudet, VC
Schlegel, C
Winstead, C
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2204 - 2207
[38] Economics of built-in self-test
Ungar, LY
Ambler, T
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05): : 70 - 79
[39] A Built-In Self-Test and In Situ Analog Circuit Optimization Platform
Lee, Sanghoon
Shi, Congyin
Wang, Jiafan
Sanabria, Adriana
Osman, Hatem
Hu, Jiang
Sanchez-Sinencio, Edgar
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) : 3445 - 3458
[40] On Built-In Self-Test for Adders
Mary D. Pulukuri
Charles E. Stroud
Journal of Electronic Testing, 2009, 25 : 343 - 346

← 1 2 3 4 5 →