Low-Power Parametric Wavelength Conversion in 45nm Microelectronics CMOS Silicon-On-Insulator Technology

被引：0
|
作者：
Gentry, Cale M. [1 ]
Wade, Mark T. [1 ]
Zeng, Xiaoge [1 ]
Pavanello, Fabio [1 ]
Popovic, Milos A. [1 ]
机构：
[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA
来源：
2015 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We demonstrate seeded four-wave mixing in a photonic circuit fabricated within an unmodified commercial microelectronics CMOS SOI platform, using a minimally dispersive microcavity design. (c) 2014 Optical Society of America
引用
收藏
页数：2
相关论文
共 50 条
  • [31] Comparative Analysis of Low Power Novel Encoders for Flash ADC in 45nm Technology
    Kar, Aditi
    Das, Moushumi
    Nath, Bipasha
    Sarkar, Durba
    Majumder, Alak
    2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 360 - 365
  • [32] Channel design of silicon-on-insulator (SOI) MOSFET for low-voltage low-power application
    Yang, B
    Huang, R
    Zhang, X
    Wang, YY
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 734 - 737
  • [33] Novel low-power and stable SRAM cells for sub-threshold operation at 45nm
    Gupta, Anu
    Gupta, Priya
    Asati, Abhijit
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1399 - 1415
  • [34] Signal power tapped with low polarization dependence and insensitive wavelength on silicon-on-insulator platforms
    Hsu, Shih-Hsiang
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA B-OPTICAL PHYSICS, 2010, 27 (05) : 941 - 947
  • [35] A 0.65V Embedded SDRAM with Smart Boosting and Power Management in a 45nm CMOS Technology
    Pyo, Suk-Soo
    Kim, Jun-Sung
    Kim, Jung-Han
    Jung, Hyun-Taek
    Song, Tae-Joong
    Lee, Cheol-Ha
    Kim, Gyu-Hong
    Lee, Young-Keun
    Kim, Kee-Sup
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [36] Buried Metal Silicon-on-Insulator Junctionless Transistor for Low Power CMOS Logic Circuits
    Tiple, Kaustubh K.
    Patil, Ganesh C.
    SILICON, 2023, 15 (02) : 1003 - 1009
  • [37] Buried Metal Silicon-on-Insulator Junctionless Transistor for Low Power CMOS Logic Circuits
    Kaustubh K. Tiple
    Ganesh C. Patil
    Silicon, 2023, 15 : 1003 - 1009
  • [38] A conventional 45nm CMOS node low-cost platform for general purpose and low power applications
    Boeuf, F
    Arnaud, F
    Tavel, B
    Duriez, B
    Bidaud, M
    Gourad, P
    Chaton, C
    Morin, P
    Todeschini, J
    Jurdit, M
    Pain, L
    De-Jonghe, V
    Basso, MT
    Sotta, D
    Wacquant, F
    Rosa, J
    El-Farhane, R
    Jullian, S
    Bicais-Lepinay, N
    Bernard, H
    Bustos, J
    Manakli, S
    Gaillardin, M
    Grant, J
    Skotnicki, T
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 425 - 428
  • [39] Single metal gate on high-k gate stacks for 45nm low power CMOS
    Taylor, W. J., Jr.
    Capasso, C.
    Min, B.
    Winstead, B.
    Verret, E.
    Loiko, K.
    Gilmer, D.
    Hegde, R. I.
    Schaeffer, J.
    Luckowski, E.
    Martinez, A.
    Raymond, M.
    Happ, C.
    Triyoso, D. H.
    Kalpat, S.
    Haggag, A.
    Roan, D.
    Nguyen, J. -Y.
    La, L. B.
    Hebert, L.
    Smith, J.
    Jovanovic, D.
    Burnett, D.
    Foisy, M.
    Cave, N.
    Tobin, P. J.
    Samavedam, S. B.
    White, B. E., Jr.
    Venkatesan, S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 366 - +
  • [40] Managing annealing pattern effects in 45 nm low power CMOS technology
    Morin, P.
    Cacho, F.
    Beneyton, R.
    Dumont, B.
    Colin, A.
    Bono, H.
    Villaret, A.
    Josse, E.
    Bianchini, R.
    SOLID-STATE ELECTRONICS, 2010, 54 (09) : 897 - 902
12345