Low-Power Parametric Wavelength Conversion in 45nm Microelectronics CMOS Silicon-On-Insulator Technology

被引：0
|
作者：
Gentry, Cale M. [1 ]
Wade, Mark T. [1 ]
Zeng, Xiaoge [1 ]
Pavanello, Fabio [1 ]
Popovic, Milos A. [1 ]
机构：
[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA
来源：
2015 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We demonstrate seeded four-wave mixing in a photonic circuit fabricated within an unmodified commercial microelectronics CMOS SOI platform, using a minimally dispersive microcavity design. (c) 2014 Optical Society of America
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Pulse quenching induced by multi-collection effects in 45 nm silicon-on-insulator technology
    Artola, L.
    Hubert, G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (12)
  • [22] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
    Yadav, Ashish Kumar
    Shrivatava, Bhavana P.
    Dadoriya, Ajay Kumar
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
  • [23] On-Chip Measurement of Single-Event Transients in a 45 nm Silicon-on-Insulator Technology
    Loveless, T. D.
    Kauppila, J. S.
    Jagannathan, S.
    Ball, D. R.
    Rowe, J. D.
    Gaspard, N. J.
    Atkinson, N. M.
    Blaine, R. W.
    Reece, T. R.
    Ahlbin, J. R.
    Haeffner, T. D.
    Alles, M. L.
    Holman, W. T.
    Bhuva, B. L.
    Massengill, L. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2748 - 2755
  • [24] Low-power-consumption fully depleted silicon-on-insulator technology
    Sugii, Nobuyuki
    MICROELECTRONIC ENGINEERING, 2015, 132 : 226 - 235
  • [25] A Low-Power Biasing Scheme for Silicon-on-Insulator Traveling-Wave Modulators
    Caverley, Michael
    Yun, Han
    Chrostowski, Lukas
    Jaeger, Nicolas A. F.
    2015 IEEE 12TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2015, : 141 - 142
  • [26] A Low-Power CLA Adder using a 1-bit Hybrid Full-Adder on the 45nm Technology
    Bonam, Raghavaiah
    Mareedu, Sai Surya
    Kumar, J. Prasanth
    2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,
  • [27] A Low power High speed Envelope detector for Serial data systems in 45nm CMOS
    Seth, Sumantra
    Thinakaran, Rajavelu
    Chakravarty, Sujoy
    Sinha, Vikas
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 49 - 52
  • [28] Low-Power K-Band LNA in 45 nm SOI CMOS
    Issakov, Vadim
    Ciocoveanu, Radu
    2019 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, ANTENNAS, COMMUNICATIONS AND ELECTRONIC SYSTEMS (COMCAS), 2019,
  • [29] An Ultra-low Power Thermo-Electric Harvester in 45nm CMOS Process
    Salvador, Anela L.
    Sangalang, Ralph Gerard B.
    2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,
  • [30] Ultra-low leakage silicon-on-insulator technology for 65 nm node and beyond
    Cai, Jin
    Majumdar, Amlan
    Dobuzinsky, David
    Ning, Tak H.
    Koester, Steven J.
    Haensch, Wilfried E.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 907 - +
12345