A long data retention SOI-DRAM with the body refresh function

被引:0
|
作者
Tomishima, S [1 ]
Morishita, F [1 ]
Tsukude, M [1 ]
Yamagata, T [1 ]
Arimoto, K [1 ]
机构
[1] MITSUBISHI ELECTR CORP,ULSI LAB,ITAMI,HYOGO 664,JAPAN
关键词
D O I
10.1109/VLSIC.1996.507770
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:198 / 199
页数:2
相关论文
共 50 条
  • [21] SOI-DRAM circuit technologies for low power high speed multigiga scale memories
    Kuge, S
    Morishita, F
    Tsuruda, T
    Tomishima, S
    Tsukude, M
    Yamagata, T
    Arimoto, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (07) : 997 - 1002
  • [22] Data-Aware DRAM Refresh to Squeeze the Margin of Retention Time in Hybrid Memory Cube
    Han, Yinhe
    Wang, Ying
    Li, Huawei
    Li, Xiaowei
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 295 - 300
  • [23] A Mechanism for Dependence of Refresh Time on Data Pattern in DRAM
    Lee, Myoung Jin
    Park, Kun Woo
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (02) : 168 - 170
  • [24] A Logic-Based Embedded DRAM with Novel Cell Structure and Dynamically Adaptive Refresh for Long Data Retention, Zero Data Availability Penalty and High Yield
    Xue, X. Y.
    Meng, C.
    Dong, C. L.
    Chen, B.
    Lin, Y. Y.
    Huang, R.
    Zou, Q. T.
    Wu, J. G.
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 132 - 134
  • [25] CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction
    Ye, Yong
    Du, Yuan
    Jing, Weiliang
    Li, Xiaoyun
    Song, Zhitang
    Chen, Bomy
    IEICE ELECTRONICS EXPRESS, 2017, 14 (10):
  • [26] A High Speed Low Power Capacitorless SOI-DRAM Cell Using Impact Ionization and GIDL Effect
    Hou, Jianing
    Shao, Zhibiao
    Miao, Xin
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 517 - 520
  • [27] AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems
    Qureshi, Moinuddin K.
    Kim, Dae-Hyun
    Khan, Samira
    Nair, Prashant J.
    Mutlu, Onur
    2015 45TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, 2015, : 427 - 437
  • [28] A new block refresh concept for SOI floating body memories
    Fazan, P
    Okhonin, S
    Nagoga, M
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 15 - 16
  • [29] A Floating-Body/Gate DRAM Cell Upgraded for Long Retention Time
    Lu, Zhichao
    Fossum, Jerry G.
    Zhou, Zhenming
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 731 - 733
  • [30] Retention-Aware DRAM Auto-Refresh Scheme for Energy and Performance Efficiency
    Cheng, Wei-Kai
    Shen, Po-Yuan
    Li, Xin-Lun
    MICROMACHINES, 2019, 10 (09)