An approach for pre-silicon power modeling

被引:0
|
作者
Agrawal, Prashant [1 ]
Srinivasa, R. S. T. G. [2 ]
Oke, Ajit N. [2 ]
Vijay, Saurabh [2 ]
机构
[1] Indian Inst Technol, CSE, Kharagpur 721302, W Bengal, India
[2] Intel Technol IP Ltd, MG I, Bangalore 560037, Karnataka, India
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Accurate estimation of power in pre-silicon is very important and finally to validate this against post-silicon measurement is essential throughout product lifecycle. Thermal Design Power (TDP)(1) estimates are used to design package thermal solutions. In this paper a modeling approach for dynamic power estimation under TDP conditions is proposed. In this approach, separate models are built for each partition in the design. The model uses only bandwidth and the effective toggle rate of the input data for estimating the total switched capacitance and dynamic power. The model takes into account the effect of cross-coupling capacitance on dynamic power The results obtained from the model are within 7% of the measured data.
引用
下载
收藏
页码:99 / +
页数:2
相关论文
共 50 条
  • [21] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation
    Adir, Allon
    Copty, Shady
    Landa, Shimon
    Nahir, Amir
    Shurek, Gil
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
  • [22] Applications of Test Techniques for Improving Silicon to Pre-Silicon Timing Correlation
    Jajodia, Reecha
    Kurien, Jaison
    Zhou, Kevin
    Raja, Tezaswi
    Manikandan, P.
    Joshi, Kartik
    Singh, Prashant
    Srinath, Vinayak
    Colburn, J. E.
    Sharma, Sarvesh
    2019 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2019,
  • [23] Pre-Silicon FEC Decoding Verification on SoC FPGAs
    Fernandez, Victor
    Abad, Carlos
    Alvarez, Angel
    Ugarte, Inigo
    Sanchez, Pablo
    IEEE COMMUNICATIONS LETTERS, 2021, 25 (01) : 127 - 131
  • [24] Count Your Toggles: a New Leakage Model for Pre-Silicon Power Analysis of Crypto Designs
    Sadhukhan, Rajat
    Mathew, Paulson
    Roy, Debapriya Basu
    Mukhopadhyay, Debdeep
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (05): : 605 - 619
  • [25] Invited: Pre-silicon Side Channel and Fault Analysis
    van Woudenberg, Jasper
    Grossmann, Peter
    Varna, Avinash L.
    Friel, Joseph
    Dinu, Daniel
    Lindsay, Ronnie
    Brown, Steve J.
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [26] "Grey Zone" in Pre-Silicon Hardware Trojan Detection
    Ye, Jing
    Yang, Yipei
    Gong, Yue
    Hu, Yu
    Li, Xiaowei
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 79 - 84
  • [27] Pre-Silicon Security Verification and Validation: A Formal Perspective
    Guo, Xiaolong
    Dutta, Raj Gautam
    Jin, Yier
    Farahmandi, Farimah
    Mishra, Prabhat
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [28] Evolutionary Computation in Pre-Silicon Verification of Complex Microprocessors
    Aktan, Burcin
    Greenwood, Ganison W.
    2009 IEEE WORKSHOP ON EVOLVABLE AND ADAPTIVE HARDWARE: (WEAH), 2009, : 25 - +
  • [29] Pre-Silicon DFT verification on SOC slim model
    Rengaraj, Archana
    Mohandoss, Pratheema
    2018 19TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST, SECURITY AND VERIFICATION (MTV), 2018, : 76 - 78
  • [30] Count Your Toggles: a New Leakage Model for Pre-Silicon Power Analysis of Crypto Designs
    Rajat Sadhukhan
    Paulson Mathew
    Debapriya Basu Roy
    Debdeep Mukhopadhyay
    Journal of Electronic Testing, 2019, 35 : 605 - 619