An approach for pre-silicon power modeling

被引：0

作者：

Agrawal, Prashant ^{[1
]}

Srinivasa, R. S. T. G. ^{[2
]}

Oke, Ajit N. ^{[2
]}

Vijay, Saurabh ^{[2
]}

机构：

[1] Indian Inst Technol, CSE, Kharagpur 721302, W Bengal, India

[2] Intel Technol IP Ltd, MG I, Bangalore 560037, Karnataka, India

来源：

ICCTA 2007: INTERNATIONAL CONFERENCE ON COMPUTING: THEORY AND APPLICATIONS, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Accurate estimation of power in pre-silicon is very important and finally to validate this against post-silicon measurement is essential throughout product lifecycle. Thermal Design Power (TDP)(1) estimates are used to design package thermal solutions. In this paper a modeling approach for dynamic power estimation under TDP conditions is proposed. In this approach, separate models are built for each partition in the design. The model uses only bandwidth and the effective toggle rate of the input data for estimating the total switched capacitance and dynamic power. The model takes into account the effect of cross-coupling capacitance on dynamic power The results obtained from the model are within 7% of the measured data.

引用

下载

页码：99 / +

页数：2

共 50 条

[1] Pre-silicon MOSFET Mismatch Modeling for Early Circuit Simulations
Ismail, Muhamad Amri
Nasir, Iskhandar Md
Ismail, Razali
ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 33 - +
[2] Pre-silicon modeling and analysis: Impact on real design analysis
Bose, Pradip
IEEE MICRO, 2006, 26 (04) : 3 - 3
[3] Pre-silicon Memory Validation
Yih, Lim Kae
Chun, Ch'ng Pei
Yee, Lee Ching
Mikhail, Moiseev
Yin, Ngo Seow
Chong, Ang Boon
Beng, Koay Say
2022 IEEE 5TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION ENGINEERING, ICECE, 2022, : 154 - 158
[4] Pre-Silicon Bug Forecast
Guo, Qi
Chen, Tianshi
Chen, Yunji
Wang, Rui
Chen, Huanhuan
Hu, Weiwu
Chen, Guoliang
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (03) : 451 - 463
[5] Nonvolatile Memory Pre-Silicon Power Loss Test Using FPGA
Hasan, Qamrul
Ise, Yuichi
Okada, Shinsuke
Pan Lijun
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1294 - 1296
[6] Pre-silicon SPICE modeling of nano-scaled SOI MOSFETs
Burenkov, A.
Kampen, C.
Lorenz, J.
Ryssel, H.
ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 215 - +
[7] A Pre-Silicon Power Leakage Assessment Based on Generative Adversarial Networks
Aljuffri, Abdullah
Saxena, Mudit
Reinbrecht, Cezar
Hamdioui, Said
Taouil, Mottaqiallah
2023 26TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, DSD 2023, 2023, : 87 - 94
[8] A Pre-Silicon Approach to Discovering Microarchitectural Vulnerabilities in Security Critical Applications
Barber, Kristin
Ghaniyoun, Moein
Zhang, Yinqian
Teodorescu, Radu
IEEE COMPUTER ARCHITECTURE LETTERS, 2022, 21 (01) : 9 - 12
[9] Multiple Scenario Approach for Pre-Silicon Hardware/Software Co-Verification
Katona, Mihajlo
Djukaric, Dragan
Cvejanovic, Djordje
2009 1ST IEEE EASTERN EUROPEAN CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, 2009, : 110 - +
[10] Towards a Unified Framework for Pre-Silicon Validation
Kannavara, Raghudeep
2013 FOURTH INTERNATIONAL CONFERENCE ON INFORMATION, INTELLIGENCE, SYSTEMS AND APPLICATIONS (IISA 2013), 2013, : 140 - 146

← 1 2 3 4 5 →