Mechanism of floating body effect mitigation via cutting off source injection in a fully-depleted silicon-on-insulator technology

被引:2
|
作者
Huang, Pengcheng [1 ]
Chen, Shuming [1 ,2 ]
Chen, Jianjun [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China
[2] Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Changsha 410073, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
floating body effect; in-line stacking; silicon-on-insulator; source injection; SINGLE-EVENT TRANSIENTS; SEU RESISTANCE; SOI-SRAMS; BULK; PROPAGATION; UPSET;
D O I
10.1088/1674-1056/25/3/036103
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this paper, the effect of floating body effect (FBE) on a single event transient generation mechanism in fully depleted (FD) silicon-on-insulator (SOI) technology is investigated using three-dimensional technology computer-aided design (3D-TCAD) numerical simulation. The results indicate that the main SET generation mechanism is not carrier drift/diffusion but floating body effect (FBE) whether for positive or negative channel metal oxide semiconductor (PMOS or NMOS). Two stacking layout designs mitigating FBE are investigated as well, and the results indicate that the in-line stacking (IS) layout can mitigate FBE completely and is area penalty saving compared with the conventional stacking layout.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] An Aging Degradation Suppression Scheme at Constant Performance by Controlling Supply Voltage and Body Bias in a 65 nm Fully-Depleted Silicon-On-Insulator Process
    Suda, Ikuo
    Kishida, Ryo
    Kobayashi, Kazutoshi
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [32] A Subthreshold Current Model of Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistors with Vertical Gaussian Profile
    Zhang, Guohe
    Chen, Kebin
    Liang, Feng
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
  • [33] Bias Temperature Instability Depending on Body Bias through Buried Oxide (BOX) Layer in a 65 nm Fully-Depleted Silicon-On-Insulator Process
    Kishida, Ryo
    Suda, Ikuo
    Kobayashi, Kazutoshi
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [34] An Aging Degradation Suppression Scheme at Constant Performance by Controlling Supply Voltage and Body Bias in a 65 nm Fully-Depleted Silicon-On-Insulator Process
    Kobayashi, Kazutoshi
    Suda, Ikuo
    Kishida, Ryo
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [35] A Subthreshold Swing Model for Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistors with Vertical Gaussian Profile
    Zhang, Guohe
    Chen, Kebin
    Zheng, Xue
    Liang, Feng
    Li, Zunchao
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (01)
  • [36] A physically based investigation of the small-signal behaviour of bulk and fully-depleted silicon-on-insulator MOSFETs for microwave applications
    Rengel, R
    Pardo, D
    Martín, MJ
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (05) : 634 - 643
  • [37] An Analytical Subthreshold Swing Model for fully-depleted MOSFETs with vertical Gaussian profile fabricated on modified silicon-on-insulator wafers
    Huixiang Huang
    Sufen Wei
    Jinyan Pan
    Wenbin Xu
    Qiang Mei
    Jinhai Chen
    Li Geng
    Zhengxuan Zhang
    Chi-Cheng Chen
    Microsystem Technologies, 2021, 27 : 1295 - 1303
  • [38] An Analytical Subthreshold Swing Model for fully-depleted MOSFETs with vertical Gaussian profile fabricated on modified silicon-on-insulator wafers
    Huang, Huixiang
    Wei, Sufen
    Pan, Jinyan
    Xu, Wenbin
    Mei, Qiang
    Chen, Jinhai
    Geng, Li
    Zhang, Zhengxuan
    Chen, Chi-Cheng
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1295 - 1303
  • [39] Study On Frequency Characteristics in Lateral PIN Photodiode Gated by Transparent Electrode Fabricated on Fully-Depleted Silicon-on-Insulator Film
    Xie, Hai-Qing
    Tang, Li-Jun
    Tang, Jun-Long
    Xiao, Zheng
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2014, 9 (01) : 62 - 66
  • [40] Body-charge-induced switching characteristics in fully depleted silicon-on-insulator digital circuits
    Sato, Y
    Ishihara, T
    Kado, Y
    Nishimura, K
    Tsuchiya, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (8A): : 5209 - 5217