Mechanism of floating body effect mitigation via cutting off source injection in a fully-depleted silicon-on-insulator technology

被引：2
|
作者：
Huang, Pengcheng [1 ]
Chen, Shuming [1 ,2 ]
Chen, Jianjun [1 ]
机构：
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China
[2] Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Changsha 410073, Hunan, Peoples R China
来源：
CHINESE PHYSICS B | 2016年 / 25卷 / 03期
基金：
中国国家自然科学基金;
关键词：
floating body effect; in-line stacking; silicon-on-insulator; source injection; SINGLE-EVENT TRANSIENTS; SEU RESISTANCE; SOI-SRAMS; BULK; PROPAGATION; UPSET;
D O I：
10.1088/1674-1056/25/3/036103
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
In this paper, the effect of floating body effect (FBE) on a single event transient generation mechanism in fully depleted (FD) silicon-on-insulator (SOI) technology is investigated using three-dimensional technology computer-aided design (3D-TCAD) numerical simulation. The results indicate that the main SET generation mechanism is not carrier drift/diffusion but floating body effect (FBE) whether for positive or negative channel metal oxide semiconductor (PMOS or NMOS). Two stacking layout designs mitigating FBE are investigated as well, and the results indicate that the in-line stacking (IS) layout can mitigate FBE completely and is area penalty saving compared with the conventional stacking layout.
引用
收藏
页数：7
相关论文
共 50 条
  • [1] Mechanism of floating body effect mitigation via cutting off source injection in a fully-depleted silicon-on-insulator technology
    黄鹏程
    陈书明
    陈建军
    Chinese Physics B, 2016, (03) : 287 - 293
  • [2] Integration of diamond in fully-depleted silicon-on-insulator technology as buried insulator: A theoretical analysis
    Mazellier, Jean-Paul
    Faynot, Olivier
    Cristoloveanu, Sorin
    Deleonibus, Simon
    Bergonzo, Philippe
    DIAMOND AND RELATED MATERIALS, 2008, 17 (7-10) : 1248 - 1251
  • [3] A physical model of floating body effects in fully depleted silicon-on-insulator nMOSFET
    Peking Univ, Beijing, China
    Pan Tao Ti Hsueh Pao, 5 (339-346):
  • [4] Persistent Floating-Body Effects in Fully Depleted Silicon-on-Insulator Transistors
    Park, Hyungjin
    Colinge, Jean-Pierre
    Cristoloveanu, Sorin
    Bawedin, Maryline
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2020, 217 (09):
  • [5] FABRICATION OF EXTREMELY THIN SILICON-ON-INSULATOR FOR FULLY-DEPLETED CMOS APPLICATIONS
    BINDAL, A
    ROVEDO, N
    RESTIVO, J
    GALLI, C
    OGURA, S
    THIN SOLID FILMS, 1993, 232 (01) : 105 - 109
  • [6] Fully-Depleted Silicon-on-Insulator Devices for Radiation Dosimetry in Cancer Therapy
    Li, Yulong
    Porter, Warren M.
    Kshirsagar, Chaitanya
    Roth, Ivan
    Su, Yang
    Reynolds, Margaret A.
    Gerbi, Bruce J.
    Koester, Steven J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3443 - 3450
  • [7] Inversion layer electron mobility distribution in fully-depleted silicon-on-insulator MOSFETs
    Umana-Membreno, G. A.
    Akhavan, N. D.
    Antoszewski, J.
    Faraone, L.
    Cristoloveanu, S.
    SOLID-STATE ELECTRONICS, 2021, 183
  • [8] 0.18-mu m fully-depleted silicon-on-insulator MOSFET's
    Cao, M
    Kamins, T
    VandeVoorde, P
    Diaz, C
    Greene, W
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) : 251 - 253
  • [9] Ultra-Wide Voltage Range Designs in Fully-Depleted Silicon-On-Insulator FETs
    Beigne, E.
    Valentian, A.
    Giraud, B.
    Thomas, O.
    Benoist, T.
    Thonnart, Y.
    Bernard, S.
    Moritz, G.
    Billoint, O.
    Maneglia, Y.
    Flatresse, P.
    Noel, J. P.
    Abouzeid, F.
    Pelloux-Prayer, B.
    Grover, A.
    Clerc, S.
    Roche, P.
    Le Coz, J.
    Engels, S.
    Wilson, R.
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 613 - 618
  • [10] INFLUENCE OF SERIES RESISTANCES AND INTERFACE COUPLING ON THE TRANSCONDUCTANCE OF FULLY-DEPLETED SILICON-ON-INSULATOR MOSFETS
    OUISSE, T
    CRISTOLOVEANU, S
    BOREL, G
    SOLID-STATE ELECTRONICS, 1992, 35 (02) : 141 - 149
12345