共 25 条
- [11] A Scan Cell Architecture for Inter-Clock At-Speed Delay Testing 2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 213 - 218
- [12] An On-Chip Clock Generation Scheme for Faster-than-at-Speed Delay Testing 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1353 - 1356
- [13] ON THE CORRELATION OF TROPOSPHERIC ZENITH PATH DELAY AND STATION CLOCK ESTIMATES IN GEODETIC GNSS FREQUENCY TRANSFER EFTF-2010 24TH EUROPEAN FREQUENCY AND TIME FORUM, 2010,
- [14] Hardware Trojan Detection Using Slope of Path Delay Trend: Combination of Clock and DC Sweep PROCEEDINGS OF 2020 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2020, : 145 - 148
- [16] Enhanced LCCG: A Novel Test Clock Generation Scheme for Faster-than-at-Speed Delay Testing 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 514 - 519
- [18] A Low Area Calibration Technique of TDC using Variable Clock Generator for Accurate On-Line Delay Measurement PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 425 - 429
- [20] A High-level Synthesis Algorithm for FPGA Designs Optimizing Critical Path with Interconnection-delay and Clock-skew Consideration 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,