Path delay testing: Variable-clock versus rated-clock

被引:0
|
作者
Majumder, S [1 ]
Agrawal, VD [1 ]
Bushnell, ML [1 ]
机构
[1] Rutgers State Univ, Dept ECE, Piscataway, NJ 08855 USA
来源
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1997年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
There are two methods for applying path delay tests to a sequential circuit. We show that all path delay faults that can affect the rated-clock operation of the circuit are testable by the variable-clock method. Also, all path delay faults that are untestable by the variable-elect method are, in fact, untestable by the rated-clock method. However, some faults tested by the variable-clock method may be incapable of affecting the rated-clock operation. Our study is based on a finite-state machine model in which fault-free transitions are shown by green arcs. Faulty transitions are shown by red arcs. A test traverses successive arcs until a faulty output occurs. A variable-clock test can exercise more flexibility in selecting from green and red arcs. It can cover all functional paths, but may find only a proper subset of untestable paths. Our analysis assumes a delay fault, consisting of either a singly-testable path or multiply-testable paths, and hence corresponds to non-robust detection.
引用
收藏
页码:470 / 475
页数:6
相关论文
共 25 条
  • [11] A Scan Cell Architecture for Inter-Clock At-Speed Delay Testing
    Cho, Kyoung Youn
    Srinivasan, Rajagopalan
    2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 213 - 218
  • [12] An On-Chip Clock Generation Scheme for Faster-than-at-Speed Delay Testing
    Pei, Songwei
    Li, Huawei
    Li, Xiaowei
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1353 - 1356
  • [13] ON THE CORRELATION OF TROPOSPHERIC ZENITH PATH DELAY AND STATION CLOCK ESTIMATES IN GEODETIC GNSS FREQUENCY TRANSFER
    Weinbach, U.
    Schoen, S.
    EFTF-2010 24TH EUROPEAN FREQUENCY AND TIME FORUM, 2010,
  • [14] Hardware Trojan Detection Using Slope of Path Delay Trend: Combination of Clock and DC Sweep
    Hasan, Md Mahmudul
    Baul, Sudipto
    Hashem, Maeesha Binte
    Rahman, Hamidur
    PROCEEDINGS OF 2020 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2020, : 145 - 148
  • [15] Robust Clock Skew and Offset Estimation for IEEE 1588 in the Presence of Unexpected Deterministic Path Delay Asymmetries
    Karthik, Anantha K.
    Blum, Rick S.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2020, 68 (08) : 5102 - 5119
  • [16] Enhanced LCCG: A Novel Test Clock Generation Scheme for Faster-than-at-Speed Delay Testing
    Pei, Songwei
    Geng, Ye
    Li, Huawei
    Liu, Jun
    Jin, Song
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 514 - 519
  • [17] A Variable-Clock-Cycle-Path VLSI Design of Binary Arithmetic Decoder for H.265/HEVC
    Zhou, Jinjia
    Zhou, Dajiang
    Zhang, Shuping
    Kimura, Shinji
    Goto, Satoshi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (02) : 556 - 560
  • [18] A Low Area Calibration Technique of TDC using Variable Clock Generator for Accurate On-Line Delay Measurement
    Katoh, Kentaroh
    Namba, Kazuteru
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 425 - 429
  • [19] Clock drawing testing and diffusion tensor imaging among vascular dementia versus Alzheimer's disease
    Sweed, H. S.
    Abdul-Rahman, S. A.
    Abdel-Aal, W. M.
    Abdul-Rahman, L. A.
    EUROPEAN GERIATRIC MEDICINE, 2012, 3 (06) : 349 - 355
  • [20] A High-level Synthesis Algorithm for FPGA Designs Optimizing Critical Path with Interconnection-delay and Clock-skew Consideration
    Fujiwara, Koichi
    Kawamura, Kazushi
    Yanagisawa, Masao
    Togawa, Nozomu
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,