Branch Prediction-Directed Dynamic Instruction Cache Locking for Embedded Systems

被引:6
|
作者
Qiu, Keni [1 ]
Zhao, Mengying [1 ]
Xue, Chun Jason [1 ]
Orailoglu, Alex [2 ]
机构
[1] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA
关键词
Design; Algorithms; Performance; Dynamic cache locking; branch prediction; instruction cache; execution region partitioning; system performance;
D O I
10.1145/2660492
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cache locking is a cache management technique to preclude the replacement of locked cache contents. Cache locking is often adopted to improve cache access predictability in Worst-Case Execution Time (WCET) analysis. Static cache locking methods have been proposed recently to improve Average-Case Execution Time (ACET) performance. This article presents an approach, Branch Prediction-directed Dynamic Cache Locking (BPDCL), to improve system performance through cache conflict miss reduction. In the proposed approach, the control flow graph of a program is first partitioned into disjoint execution regions, then memory blocks worth locking are determined by calculating the locking profit for each region. These two steps are conducted during compilation time. At runtime, directed by branch predictions, locking routines are prefetched into a small high-speed buffer. The predetermined cache locking contents are loaded and locked at specific execution points during program execution. Experimental results show that the proposed BPDCL method exhibits an average improvement of 25.9%, 13.8%, and 8.0% on cache miss rate reduction in comparison to cases with no cache locking, the static locking method, and the dynamic locking method, respectively.
引用
收藏
页数:24
相关论文
共 50 条
  • [21] Integrated Instruction Cache Analysis and Locking in Multitasking Real-time Systems
    Ding, Huping
    Liang, Yun
    Mitra, Tulika
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [22] Combining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems
    Aparicio, Luis C.
    Segarra, Juan
    Rodriguez, Clemente
    Vinals, Victor
    16TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2010), 2010, : 319 - 328
  • [23] Instruction Cache design for energy-aware embedded processors by using backward branch information
    Kim, Cheol Hong
    Lim, Wontaek
    Nguyen, Toan
    Choi, Deokjai
    Lee, Gueesang
    2007 INTERNATIONAL SYMPOSIUM ON INFORMATION TECHNOLOGY CONVERGENCE, PROCEEDINGS, 2007, : 157 - 160
  • [24] A Way Enabling Mechanism Based on the Branch Prediction Information for Low Power Instruction Cache
    Park, Gi-Ho
    Park, Jung-Wook
    Lee, Hoi-Jin
    Jung, Gunok
    Park, Sung-Bae
    Kim, Shin-Dug
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 517 - 521
  • [25] Improve Indirect Branch Prediction with Private Cache in Dynamic Binary Translation
    Liao Yin
    Jiang Haitao
    Sun Guangzhong
    Jin Guojie
    Chen Guoliang
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 280 - 286
  • [26] A Dynamic Instruction Cache Locking Approach for Minimizing Worst Case Execution Time of a Single Task
    Zhang, Tingxu
    Zheng, Wenguang
    Xiao, Yingyuan
    Xu, Guangping
    IEEE ACCESS, 2020, 8 : 208003 - 208015
  • [27] Custom instruction filter cache synthesis for low-power embedded systems
    Vivekanandarajah, K
    Srikanthan, T
    16TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 151 - 157
  • [28] ROBTIC: An On-Chip Instruction Cache Design for Low Power Embedded Systems
    Gu, Ji
    Guo, Hui
    Li, Patrick
    2009 15TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, : 419 - 424
  • [29] CID: Co-Architecting Instruction Cache and Decompression System for Embedded Systems
    Kim, Jinkwon
    Hong, Seokin
    Hong, Jeongkyu
    Kim, Soontae
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (07) : 1132 - 1145
  • [30] An efficient direct mapped instruction cache for application-specific embedded systems
    Zhang, CJ
    2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 45 - 50