Branch Prediction-Directed Dynamic Instruction Cache Locking for Embedded Systems

被引:6
|
作者
Qiu, Keni [1 ]
Zhao, Mengying [1 ]
Xue, Chun Jason [1 ]
Orailoglu, Alex [2 ]
机构
[1] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA
关键词
Design; Algorithms; Performance; Dynamic cache locking; branch prediction; instruction cache; execution region partitioning; system performance;
D O I
10.1145/2660492
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cache locking is a cache management technique to preclude the replacement of locked cache contents. Cache locking is often adopted to improve cache access predictability in Worst-Case Execution Time (WCET) analysis. Static cache locking methods have been proposed recently to improve Average-Case Execution Time (ACET) performance. This article presents an approach, Branch Prediction-directed Dynamic Cache Locking (BPDCL), to improve system performance through cache conflict miss reduction. In the proposed approach, the control flow graph of a program is first partitioned into disjoint execution regions, then memory blocks worth locking are determined by calculating the locking profit for each region. These two steps are conducted during compilation time. At runtime, directed by branch predictions, locking routines are prefetched into a small high-speed buffer. The predetermined cache locking contents are loaded and locked at specific execution points during program execution. Experimental results show that the proposed BPDCL method exhibits an average improvement of 25.9%, 13.8%, and 8.0% on cache miss rate reduction in comparison to cases with no cache locking, the static locking method, and the dynamic locking method, respectively.
引用
收藏
页数:24
相关论文
共 50 条
  • [1] Branch Prediction Directed Dynamic Instruction Cache Locking for Embedded Systems
    Qiu, Keni
    Zhao, Mengying
    Xue, Chun Jason
    Orailoglu, Alex
    2013 IEEE 19TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2013, : 209 - 216
  • [2] Instruction cache prefetching directed by branch prediction
    Chiu, JC
    Shiu, RM
    Chi, SA
    Chung, CP
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (05): : 241 - 246
  • [3] Instruction cache prefetching directed by branch prediction
    Institute of Computer Science and Information Engineering, National Chiao Tung University, Hsinchu 30050, Taiwan
    IEE Proc Comput Digital Tech, 5 (241-246):
  • [4] Profile directed instruction cache tuning for embedded systems
    Vivekanandarajah, Kugan
    Srikanthan, Thambipillai
    Clarke, Christopher T.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 277 - +
  • [5] Instruction Cache Locking for Embedded Systems using Probability Profile
    Liu, Tiantian
    Li, Minming
    Xue, Chun Jason
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 69 (02): : 173 - 188
  • [6] Instruction Cache Locking for Embedded Systems using Probability Profile
    Tiantian Liu
    Minming Li
    Chun Jason Xue
    Journal of Signal Processing Systems, 2012, 69 : 173 - 188
  • [7] Instruction-Cache Locking for Improving Embedded Systems Performance
    Anand, Kapil
    Barua, Rajeev
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
  • [8] Instruction Cache Locking for Real-time Embedded Systems with Multi-tasks
    Liu, Tiantian
    Li, Minming
    Xue, Chun Jason
    2009 15TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, : 494 - 499
  • [9] Instruction cache locking for multi-task real-time embedded systems
    Tiantian Liu
    Minming Li
    Chun Jason Xue
    Real-Time Systems, 2012, 48 : 166 - 197
  • [10] Instruction cache locking for multi-task real-time embedded systems
    Liu, Tiantian
    Li, Minming
    Xue, Chun Jason
    REAL-TIME SYSTEMS, 2012, 48 (02) : 166 - 197