Process optimization for lattice-selective wet etching of crystalline silicon structures

被引:4
|
作者
Dixson, Ronald G. [1 ]
Guthrie, William F. [1 ]
Allen, Richard A. [1 ]
Orji, Ndubuisi G. [1 ]
Cresswell, Michael W. [1 ]
Murabito, Christine E. [1 ]
机构
[1] NIST, 100 Bur Dr, Gaithersburg, MD 20899 USA
来源
关键词
lattice-selective etching; crystalline silicon etching; critical dimension atomic force microscope; metrology; critical dimension; linewidth; single crystal critical dimension reference material; standards; calibration; ACCELEROMETER; FABRICATION;
D O I
10.1117/1.JMM.15.1.014503
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Lattice-selective etching of silicon is used in a number of applications, but it is particularly valuable in those for which the lattice-defined sidewall angle can be beneficial to the functional goals. A relatively small but important niche application is the fabrication of tip characterization standards for critical dimension atomic force microscopes (CD-AFMs). CD-AFMs are commonly used as reference tools for linewidth metrology in semiconductor manufacturing. Accurate linewidth metrology using CD-AFM, however, is critically dependent upon calibration of the tip width. Two national metrology institutes and at least two commercial vendors have explored the development of tip calibration standards using lattice-selective etching of crystalline silicon. The National Institute of Standards and Technology standard of this type is called the single crystal critical dimension reference material. These specimens, which are fabricated using a lattice-plane-selective etch on (110) silicon, exhibit near vertical sidewalls and high uniformity and can be used to calibrate CD-AFM tip width to a standard uncertainty of less than 1 nm. During the different generations of this project, we evaluated variations of the starting material and process conditions. Some of our starting materials required a large etch bias to achieve the desired linewidths. During the optimization experiment described in this paper, we found that for potassium hydroxide etching of the silicon features, it was possible to independently tune the target linewidth and minimize the linewidth nonuniformity. Consequently, this process is particularly well suited for small-batch fabrication of CD-AFM linewidth standards. (C) 2016 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Preparation of silicon-on-insulator wafer using spin etching and a subsequent selective etching process
    Lee, Seong-Eun
    Oh, Seung-Jin
    So, Sang-Mun
    Kim, Heon-Do
    Chung, Sung-Woong
    Sohn, Hyun-Chul
    1600, Japan Society of Applied Physics (41):
  • [42] Preparation of silicon-on-insulator wafer using spin etching and a subsequent selective etching process
    Lee, SE
    Oh, SJ
    So, SM
    Kim, HD
    Chung, SW
    Sohn, HC
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (08): : 5024 - 5029
  • [43] Optimization of corner compensations in wet etching of silicon for a MEMS Z-axis accelerometer
    Kalaiselvi, S.
    Sujatha, L.
    Sundar, R.
    MICROELECTRONIC ENGINEERING, 2022, 258
  • [44] Optimization of interface structures in crystalline silicon heterojunction solar cells
    Fujiwara, Hiroyuki
    Kaneko, Tetsuya
    Kondo, Michio
    SOLAR ENERGY MATERIALS AND SOLAR CELLS, 2009, 93 (6-7) : 725 - 728
  • [45] Plasma dry etching for selective emitter formation in crystalline silicon based solar cell
    Tucci, Mario
    Serenelli, Luca
    Del Bono, Alberto
    Izzi, Massimo
    Pirozzi, Luisa
    Martufi, Pierino
    Sanseverino, Annunziata
    COMMAD: 2008 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2008, : 273 - +
  • [46] Slicing Crystalline Silicon Wafer by Deep Subsurface Laser Processing and Selective Chemical Etching
    Borra, Mona Zolfaghari
    Nasser, Hisham
    Ciftpinar, Emine Hande
    Turnali, Ahmet
    Deminskyi, Petro
    Colakoglu, Tahir
    Tokel, Onur
    Ilday, Fatih Omer
    Pavlov, Ihor
    Turan, Rasit
    Bek, Alpan
    2019 CONFERENCE ON LASERS AND ELECTRO-OPTICS EUROPE & EUROPEAN QUANTUM ELECTRONICS CONFERENCE (CLEO/EUROPE-EQEC), 2019,
  • [47] Texturization of polycrystalline silicon wafers by wet etching process using negative photoresist masks
    Ding, Bin
    Cheng, Xian-Tie
    Xu, Guo-Qing
    Zhang, Hong
    Rengong Jingti Xuebao/Journal of Synthetic Crystals, 2015, 44 (07): : 1748 - 1753
  • [48] Compensation method for convex corners on (100) substrate in bulk silicon wet etching process
    Zhang H.
    Li W.
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2010, 40 (04): : 750 - 754
  • [49] Realization of the microchannel with microisland arrays by one-step silicon wet etching process
    Wang, Yifan
    Liu, Zewen
    2015 IEEE 10TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2015, : 557 - 560
  • [50] A maskless wet etching silicon dioxide post-CMOS process and its application
    Dai, Ching-Liang
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2543 - 2550