Redundant Via Insertion in Self-Aligned Double Patterning

被引:0
|
作者
Song, Youngsoo [1 ,2 ]
Jung, Jinwook [1 ]
Shin, Youngsoo [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
[2] Samsung Elect, Hwasung 18448, South Korea
基金
新加坡国家研究基金会;
关键词
D O I
10.1117/12.2258036
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Redundant via (RV) insertion is employed to enhance via manufacturability, and has been extensively studied. Self-aligned double patterning (SADP) process, brings a new challenge to RV insertion since newly created cut for each RV insertion has to be taken care of. Specifically, when a cut for RV, which we simply call RV-cut, is formed, cut conflict may occur with nearby line-end cuts, which results in a decrease in RV candidates. We introduce cut merging to reduce the number of cut conflicts; merged cuts are processed with stitch using litho etch -litho-etch (LELE) multi-patterning method. In this paper, we propose a new RV insertion method with cut merging in SADP for the first time. In our experiments, a simple RV insertion yields 55.3% vias to receives RVs; our proposed method that considers cut merging increases that number to 69.6% on average of test circuits.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] A Self-aligned Double Patterning Technology Using TiN as the Sidewall Spacer
    Chiu, Yuan-Chieh
    Yu, Shu-Sheng
    Hsu, Fang-Hao
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 332 - 335
  • [22] Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit O.
    PHOTOMASK TECHNOLOGY 2011, 2011, 8166
  • [23] Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nakajima, Fumiharu
    Nojima, Shigeki
    Kotani, Toshiya
    Ihara, Takeshi
    Takahashi, Atsushi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 753 - 765
  • [24] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning
    Ban, Yongchan
    Miloslavsky, Alex
    Lucas, Kevin
    Choi, Soo-Han
    Park, Chul-Hong
    Pan, David Z.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [25] Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Chao, Kai-Yuan
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [26] A Polynomial Time Exact Algorithm for Self-Aligned Double Patterning Layout Decomposition
    Xiao, Zigang
    Du, Yuelin
    Zhang, Hongbo
    Wong, Martin D. F.
    ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 17 - 24
  • [27] PARR: Pin Access Planning and Regular Routing for Self-Aligned Double Patterning
    Xu, Xiaoqing
    Yu, Bei
    Gao, Jhih-Rong
    Hsu, Che-Lun
    Pan, David Z.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [28] Overlay-aware Layout Legalization for Self-Aligned Double Patterning Lithography
    Huang, Chong-Meng
    Fang, Shao-Yun
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [29] Layout Decomposition for Spacer-is-Metal (SIM) Self-Aligned Double Patterning
    Fang, Shao-Yun
    Tai, Yi-Shu
    Chang, Yao-Wen
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 671 - 676
  • [30] Self-Aligned Double Patterning Decomposition for Overlay Minimization and Hot Spot Detection
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 71 - 76