Redundant Via Insertion in Self-Aligned Double Patterning

被引:0
|
作者
Song, Youngsoo [1 ,2 ]
Jung, Jinwook [1 ]
Shin, Youngsoo [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
[2] Samsung Elect, Hwasung 18448, South Korea
基金
新加坡国家研究基金会;
关键词
D O I
10.1117/12.2258036
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Redundant via (RV) insertion is employed to enhance via manufacturability, and has been extensively studied. Self-aligned double patterning (SADP) process, brings a new challenge to RV insertion since newly created cut for each RV insertion has to be taken care of. Specifically, when a cut for RV, which we simply call RV-cut, is formed, cut conflict may occur with nearby line-end cuts, which results in a decrease in RV candidates. We introduce cut merging to reduce the number of cut conflicts; merged cuts are processed with stitch using litho etch -litho-etch (LELE) multi-patterning method. In this paper, we propose a new RV insertion method with cut merging in SADP for the first time. In our experiments, a simple RV insertion yields 55.3% vias to receives RVs; our proposed method that considers cut merging increases that number to 69.6% on average of test circuits.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Detailed Routing with Advanced Flexibility and in Compliance with Self-Aligned Double Patterning Constraints
    Nakajima, Fumiharu
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nojima, Shigeki
    Kotani, Toshiya
    Mimotogi, Shoji
    Miyamoto, Shinji
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
  • [32] Defect Gallery and Bump Defect Reduction in the Self-Aligned Double Patterning Module
    Cai, Cathy
    Padhi, Deenesh
    Seamons, Martin
    Bencher, Chris
    Ngai, Chris
    Kim, Bok Heon
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (02) : 145 - 150
  • [33] Effective Two-Dimensional Pattern Generation for Self-Aligned Double Patterning
    Ihara, Takeshi
    Takahashi, Atsushi
    Kodama, Chikaaki
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2141 - 2144
  • [34] Self-Aligned Double Patterning Lithography Aware Detailed Routing With Color Preassignment
    Ding, Yixiao
    Chu, Chris
    Mak, Wai-Kei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (08) : 1381 - 1394
  • [35] Integrated in situ self-aligned double patterning process with fluorocarbon as spacer layer
    Chang, Bingdong
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2020, 38 (03):
  • [36] Process variability of self-aligned multiple patterning
    Oyama, Kenichi
    Yamauchi, Shohei
    Hara, Arisa
    Natori, Sakurako
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682
  • [37] Self-aligned photoresist patterning for integrated optics
    Geraghty, DF
    Äyräs, P
    Jabbour, GE
    Honkanen, S
    Peyghambarian, N
    OPTICAL ENGINEERING, 2000, 39 (02) : 575 - 576
  • [38] Implementing Self-Aligned Double Patterning on Non-Gridded Design Layouts
    Dai, Huixiong
    Sweis, Jason
    Bencher, Chris
    Chen, Yongmei
    Shu, Jen
    Xu, Xumon
    Ngai, Chris
    Huckabay, Judy
    Weling, Milind
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
  • [39] Process requirement of self-aligned multiple patterning
    Natori, Sakurako
    Yamauchi, Shohei
    Hara, Arisa
    Yamato, Masatohi
    Oyama, Kenichi
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682
  • [40] Lithography, lithography simulation, double patterning, multiple patterning, self-aligned DP, SADP, SATP, SAMP
    Kim, Sang-Kon
    Journal of Nanoscience and Nanotechnology, 2014, 14 (12) : 9454 - 9458