Localization of data transfer in processor arrays

被引:0
|
作者
Fimmel, D [1 ]
Merker, R [1 ]
机构
[1] Tech Univ Dresden, Dept Elect Engn, Dresden, Germany
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we present an approach to localize the data transfer in processor arrays. Our aim is to select channels between processors of the processor array performing the data transfers. Channels can be varying with respect to the bandwidth and to the communication delay and can be bidirectional. Our objective is to minimize the implementation cost of the channels while satisfying the data dependencies. The presented approach also applies to the problem of localizing data dependencies for a given interconnection topology. The formulation of our method as an integer linear program allows its use for automatic parallelization.
引用
收藏
页码:401 / 408
页数:8
相关论文
共 50 条
  • [41] Parallel programming of linear processor arrays
    Likhoded, NA
    Tiunchik, AA
    PROGRAMMING AND COMPUTER SOFTWARE, 1996, 22 (04) : 172 - 176
  • [42] A Specific Data Transfer Controller for Multiple Crypto IPs in a Security Processor
    Wang, Di
    Wu, Liji
    Wu, XingJun
    Li, Xiangyu
    Zhang, Xiangmin
    Fu, Yanqi
    He, Quan
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [43] Data transfer and processing in MR tomography using digital signal processor
    Bartusek, K
    Dokoupil, Z
    Smekal, Z
    Gescheidtova, E
    Proceedings of the 4th WSEAS International Conference on Applications of Electrical Engineering, 2005, : 340 - 344
  • [44] RESTRUCTURING WSI HEXAGONAL PROCESSOR ARRAYS
    VENKATESWARAN, R
    MAZUMDER, P
    SHIN, KG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (12) : 1574 - 1585
  • [45] On an external memory scheme for processor arrays
    Perez-Andrade, Roberto
    Torres-Huitzil, Cesar
    Cumplido, Rene
    Campos, Juan M.
    IEICE ELECTRONICS EXPRESS, 2013, 10 (14):
  • [46] Localized algorithms for VLSI processor arrays
    Evans, DJ
    Gusev, M
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2000, 75 (02) : 149 - 166
  • [47] ON THE DESIGN OF PIECEWISE REGULAR PROCESSOR ARRAYS
    THIELE, L
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2239 - 2242
  • [48] Visual Odometry for Pixel Processor Arrays
    Bose, Laurie
    Chen, Jianing
    Carey, Stephen J.
    Dudek, Piotr
    Mayol-Cuevas, Walterio
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV), 2017, : 4614 - 4622
  • [49] Jacobi-specific processor arrays
    vanDijk, HW
    Hekstra, GJ
    Deprettere, EF
    INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 323 - 341
  • [50] GRACEFULLY DEGRADABLE PROCESSOR ARRAYS.
    Fortes, Jose A.B.
    Raghavendra, C.S.
    IEEE Transactions on Computers, 1985, C-34 (11) : 1033 - 1044