Localization of data transfer in processor arrays

被引:0
|
作者
Fimmel, D [1 ]
Merker, R [1 ]
机构
[1] Tech Univ Dresden, Dept Elect Engn, Dresden, Germany
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we present an approach to localize the data transfer in processor arrays. Our aim is to select channels between processors of the processor array performing the data transfers. Channels can be varying with respect to the bandwidth and to the communication delay and can be bidirectional. Our objective is to minimize the implementation cost of the channels while satisfying the data dependencies. The presented approach also applies to the problem of localizing data dependencies for a given interconnection topology. The formulation of our method as an integer linear program allows its use for automatic parallelization.
引用
收藏
页码:401 / 408
页数:8
相关论文
共 50 条
  • [31] A 4-PROCESSOR BUILDING BLOCK FOR SIMD PROCESSOR ARRAYS
    FISHER, AL
    HIGHNAM, PT
    ROCKOFF, TE
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 305 - 309
  • [32] FFT computation with linear processor arrays using a data-driven control scheme
    Kwai, DM
    Parhami, B
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (01): : 57 - 66
  • [33] LION Real-Time I/O Transfer Control for Massively Parallel Processor Arrays
    Walter, Dominik
    Teich, Juergen
    2021 19TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2022, : 32 - 43
  • [34] SYNTHESIS OF SYSTOLIC ALGORITHMS AND PROCESSOR ARRAYS
    TURKEDJIEV, NP
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 165 - 172
  • [35] SYNCHRONIZING LARGE VLSI PROCESSOR ARRAYS
    FISHER, AL
    KUNG, HT
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (08) : 734 - 740
  • [36] Design of Processor Arrays for Reconfigurable Architectures
    Dirk Fimmel
    Renate Merker
    The Journal of Supercomputing, 2001, 19 : 41 - 56
  • [37] Media processor arrays for its unveiling
    Dipert, B
    EDN, 2002, 47 (23) : 22 - 22
  • [38] OPTIMAL RETIMING OF REGULAR PROCESSOR ARRAYS
    KRAMMER, JG
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 97 - 103
  • [39] SIMULATION AND VERIFICATION OF ASSOCIATIVE PROCESSOR ARRAYS
    DULLER, AWG
    STORER, R
    PARALLEL COMPUTING, 1992, 18 (12) : 1403 - 1414
  • [40] Comparison of Hexagonal and Rectangular Processor Arrays
    Kresch, Ed
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), 2015, : 371 - 376