A Specific Data Transfer Controller for Multiple Crypto IPs in a Security Processor

被引:0
|
作者
Wang, Di [1 ,2 ]
Wu, Liji [1 ,2 ]
Wu, XingJun [1 ,2 ]
Li, Xiangyu [1 ,2 ]
Zhang, Xiangmin [1 ,2 ]
Fu, Yanqi [3 ]
He, Quan [3 ]
机构
[1] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Beijing, Peoples R China
[2] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[3] Tianjin Jinhang Comp Technol Res Inst, Tianjin, Peoples R China
关键词
specific data transfer controller; Direct Memory Access(DMA); pipeline; encryption;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a complex security SoC, multiple crypto IP cores are used in real-time, which brings a lot of interruptions to CPU by regular solutions. In this regard, a specific data transfer controller(SDTC) is proposed in this work, which can process encryption and decryption tasks with pipelined operations. Using SDTC to process these tasks can economize CPU source to improve entire performance of SoC. Besides, due to pipeline and embedded structure of crypto IPs, to encrypt/decrypt using SDTC rather than DMA has much higher data transfer rate and much less access to system bus. By simulation result, the solution using SDTC has approximately 0 access to system bus in average and a data transfer rate, which is approximately 2 times as using DMA. As the role of cryptographic algorithm AES-128/192/256 and SM4 are used. The SDTC has been successfully integrated in a security SoC, which will be taped out very soon.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Design of a programmable crypto-processor for multiple crypto-systems
    Lee, J
    Kwon, W
    Lee, S
    Lee, C
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 157 - 158
  • [2] Enhancing security performance with parallel crypto operations in SSL bulk data transfer phase
    Alaidaros, Hashem Mohammed
    Rasid, Mohd Fadlee A.
    Othman, Mohamed
    Abdullah, Raja Syamsul Azmir Raja
    ICT-MICC: 2007 IEEE INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - +
  • [3] Design and implementation of crypto co-processor and its application to security systems
    Kim, H
    Lee, MK
    Kim, DK
    Chung, SK
    Chung, K
    COMPUTATIONAL INTELLIGENCE AND SECURITY, PT 2, PROCEEDINGS, 2005, 3802 : 1104 - 1109
  • [4] Design and implementation of a private and public key crypto processor and its application to a security system
    Kim, H
    Lee, S
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (01) : 214 - 224
  • [5] Power analysis resistant AES crypto engine design for a network security co-processor
    Wu, Liji
    Ji, Yingjie
    Zhang, Xiangmin
    Li, Xiangyu
    Yang, Yongsheng
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (SUPPL. 2): : 2097 - 2102
  • [6] Bifold-crypto-chaotic steganography for visual data security
    Ahuja B.
    Doriya R.
    International Journal of Information Technology, 2022, 14 (2) : 637 - 648
  • [7] Crypto-Test-Lab for Security Validation of ECC Co-processor Test Infrastructure
    Lupon, Emili
    Rodriguez-Montanes, Rosa
    Manich, Salvador
    2017 32ND CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2017,
  • [8] Unified Low Cost Crypto Architecture Accelerating RSA/SHA-1 for Security Processor
    Huang, Wei
    You, Kaidi
    Zhang, Suiyu
    Han, Jun
    Zeng, Xiaoyang
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 151 - 154
  • [9] The civil liability of the data controller for facts relating to the data processor
    Menezes, Ricardo
    RED-REVISTA ELECTRONICA DE DIREITO, 2024, 35 (03): : 218 - 237
  • [10] Data Communication Crypto Protocol for Security Systems Sensor Networks
    Bykovyy, P.
    Kochan, V.
    Kinakh, Y.
    Sachenko, A.
    Roshchupkin, O.
    Aksoy, S.
    Markowsky, G.
    2009 IEEE INTERNATIONAL WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2009, : 375 - +