A Specific Data Transfer Controller for Multiple Crypto IPs in a Security Processor

被引:0
|
作者
Wang, Di [1 ,2 ]
Wu, Liji [1 ,2 ]
Wu, XingJun [1 ,2 ]
Li, Xiangyu [1 ,2 ]
Zhang, Xiangmin [1 ,2 ]
Fu, Yanqi [3 ]
He, Quan [3 ]
机构
[1] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Beijing, Peoples R China
[2] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[3] Tianjin Jinhang Comp Technol Res Inst, Tianjin, Peoples R China
关键词
specific data transfer controller; Direct Memory Access(DMA); pipeline; encryption;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a complex security SoC, multiple crypto IP cores are used in real-time, which brings a lot of interruptions to CPU by regular solutions. In this regard, a specific data transfer controller(SDTC) is proposed in this work, which can process encryption and decryption tasks with pipelined operations. Using SDTC to process these tasks can economize CPU source to improve entire performance of SoC. Besides, due to pipeline and embedded structure of crypto IPs, to encrypt/decrypt using SDTC rather than DMA has much higher data transfer rate and much less access to system bus. By simulation result, the solution using SDTC has approximately 0 access to system bus in average and a data transfer rate, which is approximately 2 times as using DMA. As the role of cryptographic algorithm AES-128/192/256 and SM4 are used. The SDTC has been successfully integrated in a security SoC, which will be taped out very soon.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] CRYPTO-STEG: A Hybrid Cryptology - Steganography Approach for Improved Data Security
    Bin Mansoor, Atif
    Khan, Zohaib
    Khan, Shoab Ahmed
    MEHRAN UNIVERSITY RESEARCH JOURNAL OF ENGINEERING AND TECHNOLOGY, 2012, 31 (02) : 219 - 226
  • [22] Design for a data processor of multiple target tracking
    Beijing Univ of Aeronautics and, Astronautics
    Beijing Hangkong Hangtian Daxue Xuebao, 1 (46-51):
  • [23] An alternative model for data protection law: changing the roles of controller and processor
    Blume, Peter
    INTERNATIONAL DATA PRIVACY LAW, 2015, 5 (04) : 292 - 297
  • [24] Low power area efficient high data rate 16bit AES crypto processor
    Jamal, Habibullah
    Farhan, Sheikh. M.
    Khan, Shoab A.
    2006 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 186 - 189
  • [25] Optimization of a novel programmable data-flow crypto processor using NSGA-II algorithm
    El-Hadidi, Mahmoud T.
    Elsayed, Hany M.
    Osama, Karim
    Bakr, Mohamed
    Aslan, Heba K.
    JOURNAL OF ADVANCED RESEARCH, 2018, 12 : 67 - 78
  • [26] Face Attribute Convolutional Neural Network System for Data Security with Improved Crypto Biometrics
    Aanjanadevi S.
    Aanjankumar S.
    Ramela K.R.
    Palanisamy V.
    Computer Systems Science and Engineering, 2023, 45 (03): : 2351 - 2362
  • [27] The Impact of Mobile Processor Cryptographic Acceleration on Data Transfer
    Kulaoglu, Huseyin Ozdemir
    Seral, Devrim
    2017 25TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2017,
  • [28] Data Security Using Crypto Bipartite Graph Theory with Modified Diffie–Hellman Algorithm
    Shastri, V. Harsha
    Pragathi, C.
    Wireless Personal Communications, 2024, 139 (04) : 1905 - 1926
  • [29] Controller-Pilot Data Link Communication Security
    Gurtov, Andrei
    Polishchuk, Tatiana
    Wernberg, Max
    SENSORS, 2018, 18 (05)
  • [30] Inter Cloud Data Transfer Security
    Chalse, Rajkumar R.
    Katara, Arun
    Selokar, Ashwin
    Talmale, Roshani
    2014 FOURTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT), 2014, : 654 - 657