共 50 条
- [1] Power Analysis Resistant AES Crypto Engine Design and FPGA Implementation for a Network Security Co-processor 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 933 - 936
- [2] Power analysis resistant AES crypto engine design for a network security co-processor Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (SUPPL. 2): : 2097 - 2102
- [4] Design and implementation of a Co-Processor for providing data protection in embedded systems INDICON 2005 Proceedings, 2005, : 446 - 449
- [5] Software implementation of ADSL application with a convolution co-processor PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3053 - 3056
- [6] Crypto-Test-Lab for Security Validation of ECC Co-processor Test Infrastructure 2017 32ND CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2017,
- [7] Design of speech recognition co-processor for the embedded implementation EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1163 - +
- [8] DESIGN AND IMPLEMENTATION OF ROUGH SET CO-PROCESSOR ON FPGA INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2015, 11 (02): : 641 - 656
- [9] Implementation of a cryptographic co-processor PROCEEDINGS OF THE 6TH WSEAS INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND PRIVACY (ISP '07): ADVANCED TOPICS IN INFORMATION SECURITY AND PRIVACY, 2007, : 160 - 165
- [10] Efficient ASIC Implementation of a NB-IoT Security Co-processor 2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 695 - 698