Design and implementation of crypto co-processor and its application to security systems

被引:0
|
作者
Kim, H [1 ]
Lee, MK
Kim, DK
Chung, SK
Chung, K
机构
[1] Elect & Telecommun Res Inst, Dept Informat Secur Basic, Taegu, South Korea
[2] Inha Univ, Sch Comp Sci & Engn, Inha, South Korea
[3] Pusan Natl Univ, Sch Elect & Comp Engn, Pusan, South Korea
关键词
crypto coprocessor; crypto algorithm; power consumption;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we will present the design and implementation of the crypto coprocessors which can be used for providing the RFID security. By analyzing the power consumption characteristics of our crypto coprocessors, we can see which crypto algorithms can be used for highly resource constrained applications such as RFID. To provide the security mechanism such as integrity and authentication between the RFID tag and the RFID reader, crypto algorithm or security protocol should be implemented at the RFID tag and reader. Moreover, the security mechanism in the RFID tag should be implemented with low power consumption because the resources of RFID tag are highly constrained, that is, the RFID tag has low computing capability and the security mechanism which operates in the RFID tag should be low power consumed. After investigating the power consumption characteristics of our designed crypto processors, we will conclude which crypto algorithm is suitable for providing the security of RFID systems.
引用
收藏
页码:1104 / 1109
页数:6
相关论文
共 50 条
  • [21] GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS.
    Queinnec, O.
    IEEE Transactions on Consumer Electronics, 1987, CE-33 (04)
  • [22] IMPLEMENTATION OF 4 COMMON FUNCTIONS ON AN LNS CO-PROCESSOR
    DAS, D
    MUKHOPADHYAYA, K
    SINHA, BP
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (01) : 155 - 161
  • [23] Design of Bitstream Co-processor for Multimedia Applications
    Gao, Yingke
    Huan, Ying
    Xue, Zhiyuan
    Zhang, Tiejun
    Wang, Donghui
    Hou, Chaohuan
    2013 IEEE 11TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC), 2013, : 227 - 230
  • [24] Design of packet classification co-processor with FPGA
    Wang, YG
    Yan, TX
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 88 - 94
  • [25] Automatic instruction generation for application specific co-processor
    Sang, ST
    Li, XM
    Ye, YZ
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 854 - 857
  • [26] Implementation of HSSec: a high-speed cryptographic co-processor
    Kakarountas, A. P.
    Michail, H.
    Goutis, C. E.
    Efstathiou, C.
    ETFA 2007: 12TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOLS 1-3, 2007, : 625 - +
  • [27] Single-chip FPGA implementation of a cryptographic co-processor
    Crowe, F
    Daly, A
    Kerins, T
    Marnane, W
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 279 - 285
  • [28] Design of a programmable crypto-processor for multiple crypto-systems
    Lee, J
    Kwon, W
    Lee, S
    Lee, C
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 157 - 158
  • [29] An application specific memory characterization technique for co-processor accelerators
    Alam, Sadaf R.
    Vetter, Jeffrey S.
    Smith, Melissa C.
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 353 - +
  • [30] A Low Cost Advanced Encryption Standard (AES) Co-Processor Implementation
    Hernandez, Orlando J.
    Sodon, Thomas
    Adel, Michael
    Kupp, Nathan
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2008, 8 (01): : 8 - 14