Design of GF(2m) multiplier using its subfields

被引：2
|
作者：
Cho, YS [1 ]
Park, SK [1 ]
机构：
[1] Hanyang Univ, Dept Elect Commun Engn, Seoul 133791, South Korea
来源：
ELECTRONICS LETTERS | 1998年 / 34卷 / 07期
关键词：
D O I：
10.1049/el:19980521
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design method of a GF(2(m)) multiplier using its subfields is presented. This method can be used to construct a sequential logic multiplier using a bit-parallel multiplier for its subfield. It has an advantageous feature, namely that a trade-off between hardware complexity and delay time can be achieved.
引用
收藏
页码：650 / 651
页数：2
相关论文
共 50 条
  • [1] FAST VLSI MULTIPLIER FOR GF(2M ).
    Scott, P.Andrew
    Tavares, Stafford E.
    Peppard, Lloyd E.
    IEEE Journal on Selected Areas in Communications, 1984, SAC-4 (01) : 62 - 66
  • [2] A FAST VLSI MULTIPLIER FOR GF(2M)
    SCOTT, PA
    TAVARES, SE
    PEPPARD, LE
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 62 - 66
  • [3] Montgomery multiplier and squarer in GF(2m)
    Wu, HP
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 264 - 276
  • [4] Design of a digit-serial multiplier over GF(2m) using a karatsuba algorithm
    Lee, Trong-Yen
    Liu, Min-Jea
    Huang, Chia-Han
    Fan, Chia-Chen
    Tsai, Chia-Chun
    Wu, Haixia
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (07) : 602 - 612
  • [5] GF(2m) Multiplier using Polynomial Residue Number System
    Chu, Junfeng
    Benaissa, Mohammed
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1514 - 1517
  • [6] Design of new AB2 multiplier over GF(2m) using cellular automata
    Ku, KM
    Ha, KJ
    Yoo, KY
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 88 - 92
  • [7] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)
    Ho, Huong
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 203 - 208
  • [8] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)
    Huong Ho
    Journal of Signal Processing Systems, 2014, 75 : 203 - 208
  • [9] Area efficient systolic Multiplier for GF(2m)
    Kim, HS
    Kim, YK
    Yoo, KY
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 687 - 691
  • [10] CELLULAR-ARRAY MULTIPLIER FOR GF(2M)
    LAWS, BA
    RUSHFORTH, CK
    IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) : 1573 - +
12345