Design of GF(2m) multiplier using its subfields

被引：2
|
作者：
Cho, YS [1 ]
Park, SK [1 ]
机构：
[1] Hanyang Univ, Dept Elect Commun Engn, Seoul 133791, South Korea
来源：
ELECTRONICS LETTERS | 1998年 / 34卷 / 07期
关键词：
D O I：
10.1049/el:19980521
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design method of a GF(2(m)) multiplier using its subfields is presented. This method can be used to construct a sequential logic multiplier using a bit-parallel multiplier for its subfield. It has an advantageous feature, namely that a trade-off between hardware complexity and delay time can be achieved.
引用
收藏
页码：650 / 651
页数：2
相关论文
共 50 条
  • [31] SCALABLE AND SYSTOLIC DUAL BASIS MULTIPLIER OVER GF(2m)
    Chen, Liang-Hwa
    Chang, Po-Lun
    Lee, Chiou-Yng
    Yang, Ying-Kuei
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (03): : 1193 - 1208
  • [32] Efficient Digit Serial Dual Basis GF(2m) Multiplier
    Chang, Po-Lun
    Hsieh, Fei-Hu
    Chen, Liang-Hwa
    Lee, Chiou-Yng
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 1, 2010, : 180 - +
  • [33] Hybrid multiplier for GF(2m) defined by some irreducible trinomials
    Choi, YJ
    Chang, KY
    Hong, DW
    Cho, HS
    ELECTRONICS LETTERS, 2004, 40 (14) : 852 - 853
  • [34] Semi-systolic modular multiplier over GF(2m)
    Kim, Hyun-Sung
    Lee, Sung-Woon
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2008, PT 2, PROCEEDINGS, 2008, 5073 : 836 - +
  • [35] A digit-serial multiplier for finite field GF(2m)
    Kim, CH
    Hong, CP
    Kwon, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (04) : 476 - 483
  • [36] A semi-systolic Montgomery multiplier over GF(2m)
    Kim, Kee-Won
    Jeon, Jun-Cheol
    IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
  • [37] Efficient cellular automata based versatile multiplier for GF(2m)
    Li, H
    Zhang, CN
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2002, 18 (04) : 479 - 488
  • [38] Fault Tolerant Dual Basis Multiplier Over GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 436 - +
  • [39] A novel scalable dual basis GF(2m) multiplier architecture
    Chen L.-H.
    Chang Y.-C.
    Lee C.-Y.
    Chang P.-L.
    Journal of Computers (Taiwan), 2017, 28 (01) : 87 - 103
  • [40] Flexible Composite Galois Field GF((2m)2) Multiplier Designs
    Basiri, M. Mohamed Asan
    Shukla, Sandeep K.
    VLSI DESIGN AND TEST, 2017, 711 : 3 - 14
12345