Impact of Source Junctions on the Performance and Cycling-Induced Degradation of Split-Gate Flash Memory

被引:0
|
作者
Zhao, Wei [1 ]
He, Yue-Song [1 ]
Huang, Chunchieh [1 ]
Mei, Len [1 ]
机构
[1] MVC, Cent Lab, San Jose, CA 95134 USA
关键词
MECHANISMS;
D O I
10.1143/JJAP.49.074105
中图分类号
O59 [应用物理学];
学科分类号
摘要
The impacts of different source junctions on the program/erase speed and cycling degradation are studied in details for split-gate memory using source-junction-side FN erase and source-side injection program. The device with pure phosphorous source junction has faster program but slower erase speed than that with phosphorous plus arsenic source junction, mainly because of stronger coupling between floating gate and pure phosphorous junction. During program/erase cycling, the memory cell with phosphorous junction shows much higher program-V(T) rise but less erase-V(T) increase than that with phosphorous-plus-arsenic junction. For the phosphorous junction, it is found the cycling-induced damage is mainly caused by program operation near the injection point. For the phosphorous-plus-arsenic junction, however, program and erase generate almost equal amount of damage near the injection point and the source junction, respectively. Anneal after phosphorous-plus-arsenic implant improves cycling performance due to less abrupt junction. (C) 2010 The Japan Society of Applied Physics
引用
收藏
页码:0741051 / 0741054
页数:4
相关论文
共 50 条
  • [41] Improved performance and reliability of split gate source-side injected flash memory cells
    Bhattacharya, S
    Lai, KA
    Fox, K
    Chan, P
    Worley, E
    Sharma, U
    Hwang, LM
    Li, GP
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 339 - 342
  • [42] Cycling-induced degradation of metal-oxide resistive switching memory (RRAM)
    Wang, Z. -Q.
    Ambrogio, S.
    Balatti, S.
    Sills, S.
    Calderoni, A.
    Ramaswamy, N.
    Ielmini, D.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [43] A voltage acceleration lifetime model to predict post-cycling LTDR characteristics of split-gate flash memories
    Hu, LC
    Kang, AC
    Wu, TI
    Chen, E
    Shih, JR
    Chin, HW
    Lin, YF
    Wu, K
    King, YC
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 664 - 665
  • [44] Floating-Gate Corner-Enhanced Poly-to-Poly Tunneling in Split-Gate Flash Memory Cells
    Tkachev, Yuri
    Liu, Xian
    Kotov, Alexander
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) : 5 - 11
  • [45] A Novel Test Structure to Implement a Programmable Logic Array Using Split-Gate Flash Memory Cells
    Om'mani, Henry
    Tadayoni, Mandana
    Thota, Nitya
    Yue, Ian
    Do, Nhan
    2013 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2013, : 192 - 194
  • [46] Investigation of the Data Retention Mechanism and Modeling for the High Reliability Embedded Split-Gate MONOS Flash Memory
    Kawashima, Yoshiyuki
    Hashimoto, Takashi
    Yamakawa, Ichiro
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [47] 0.18um modular triple self-aligned embedded split-gate flash memory
    Mih, R
    Harrington, J
    Houlihan, K
    Lee, HK
    Chan, K
    Johnson, J
    Chen, B
    Yan, J
    Schmidt, A
    Gruensfelder, C
    Kim, K
    Shum, D
    Lo, C
    Lee, D
    Levi, A
    Lam, C
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 120 - 121
  • [48] Self-aligned split-gate process cuts flash-memory cell size by 40%
    Allan, R
    ELECTRONIC DESIGN, 2000, 48 (14) : 32 - 32
  • [49] Investigation of Cycling-Induced Dummy Cell Disturbance in 3D NAND Flash Memory
    Zou, Xingqi
    Jin, Lei
    Jiang, Dandan
    Zhang, Yu
    Chen, Guoxing
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (02) : 188 - 191
  • [50] Scaling of Split-Gate Flash Memory with 1 .05V Select Transistor for 28 nm Embedded Flash Technology
    Do, N.
    Yang, J. W.
    Sheng, Y. J.
    Su, C. S.
    Wu, M. T.
    Ouyang, H.
    Liang, H.
    Hariharan, S.
    Tadayoni, M.
    Norman, J.
    Vu, T.
    Ly, A.
    Hong, S.
    Tran, H.
    Tiwari, V.
    Chen, C. H.
    Ou, T. F.
    Shih, C. C.
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 47 - 49