Impact of Source Junctions on the Performance and Cycling-Induced Degradation of Split-Gate Flash Memory

被引:0
|
作者
Zhao, Wei [1 ]
He, Yue-Song [1 ]
Huang, Chunchieh [1 ]
Mei, Len [1 ]
机构
[1] MVC, Cent Lab, San Jose, CA 95134 USA
关键词
MECHANISMS;
D O I
10.1143/JJAP.49.074105
中图分类号
O59 [应用物理学];
学科分类号
摘要
The impacts of different source junctions on the program/erase speed and cycling degradation are studied in details for split-gate memory using source-junction-side FN erase and source-side injection program. The device with pure phosphorous source junction has faster program but slower erase speed than that with phosphorous plus arsenic source junction, mainly because of stronger coupling between floating gate and pure phosphorous junction. During program/erase cycling, the memory cell with phosphorous junction shows much higher program-V(T) rise but less erase-V(T) increase than that with phosphorous-plus-arsenic junction. For the phosphorous junction, it is found the cycling-induced damage is mainly caused by program operation near the injection point. For the phosphorous-plus-arsenic junction, however, program and erase generate almost equal amount of damage near the injection point and the source junction, respectively. Anneal after phosphorous-plus-arsenic implant improves cycling performance due to less abrupt junction. (C) 2010 The Japan Society of Applied Physics
引用
收藏
页码:0741051 / 0741054
页数:4
相关论文
共 50 条
  • [31] Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate
    Saha, S. K.
    IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (03) : 204 - 210
  • [32] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    方亮
    孔蔚然
    顾靖
    张博
    邹世昌
    Journal of Semiconductors, 2014, (07) : 73 - 76
  • [33] Design considerations for sub-90-nm split-gate Flash-memory cells
    Saha, Samar K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (11) : 3049 - 3055
  • [34] Shrinkable triple self-aligned field-enhanced split-gate flash memory
    Chu, WT
    Lin, HH
    Hsieh, CT
    Sung, HC
    Wang, YH
    Lin, YT
    Wang, CS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1667 - 1671
  • [35] Demonstration of Split-Gate Type Trigate Flash Memory With Highly Suppressed Over-Erase
    Kamei, Takahiro
    Liu, Yongxun
    Matsukawa, Takashi
    Endo, Kazuhiko
    O'uchi, Shinichi
    Tsukada, Junichi
    Yamauchi, Hiromi
    Ishikawa, Yuki
    Hayashida, Tetsuro
    Sakamoto, Kunihiro
    Ogura, Atsushi
    Masahara, Meishoku
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 345 - 347
  • [36] The Analysis of Erase Voltage Variability in 70-nm Split-Gate Flash Memory Arrays
    Tkachev, Yuri
    Yoo, Jong-Won
    Kotov, Alexander
    Clark, Lawrence T.
    Holbert, Keith E.
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 39 - 42
  • [37] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    Fang Liang
    Kong Weiran
    Gu Jing
    Zhang Bo
    Zou Shichang
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
  • [38] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    方亮
    孔蔚然
    顾靖
    张博
    邹世昌
    Journal of Semiconductors, 2014, 35 (07) : 73 - 76
  • [39] A macro SPICE model for 2-bits/cell split-gate flash memory cell
    Liu, Xiaonian
    Xu, Yiran
    Fan, Xiangquan
    Liao, Mengxing
    Li, Pingliang
    Zou, Shichang
    MICROELECTRONICS JOURNAL, 2017, 63 : 75 - 80
  • [40] Statistical modeling of degradation behavior in Split-Gate Non-Volatile memory devices
    Mei, S.
    Luo, L.
    Shubhakar, K.
    Raghavan, N.
    Pey, K. L.
    SOLID-STATE ELECTRONICS, 2024, 211