Impact of Source Junctions on the Performance and Cycling-Induced Degradation of Split-Gate Flash Memory

被引:0
|
作者
Zhao, Wei [1 ]
He, Yue-Song [1 ]
Huang, Chunchieh [1 ]
Mei, Len [1 ]
机构
[1] MVC, Cent Lab, San Jose, CA 95134 USA
关键词
MECHANISMS;
D O I
10.1143/JJAP.49.074105
中图分类号
O59 [应用物理学];
学科分类号
摘要
The impacts of different source junctions on the program/erase speed and cycling degradation are studied in details for split-gate memory using source-junction-side FN erase and source-side injection program. The device with pure phosphorous source junction has faster program but slower erase speed than that with phosphorous plus arsenic source junction, mainly because of stronger coupling between floating gate and pure phosphorous junction. During program/erase cycling, the memory cell with phosphorous junction shows much higher program-V(T) rise but less erase-V(T) increase than that with phosphorous-plus-arsenic junction. For the phosphorous junction, it is found the cycling-induced damage is mainly caused by program operation near the injection point. For the phosphorous-plus-arsenic junction, however, program and erase generate almost equal amount of damage near the injection point and the source junction, respectively. Anneal after phosphorous-plus-arsenic implant improves cycling performance due to less abrupt junction. (C) 2010 The Japan Society of Applied Physics
引用
收藏
页码:0741051 / 0741054
页数:4
相关论文
共 50 条
  • [21] The impacts of control gate voltage on the cycling endurance of split gate flash memory
    Huang, KC
    Fang, YK
    Yaung, DN
    Chen, CW
    Sung, HC
    Kuo, DS
    Wang, CS
    Liang, MS
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (07) : 359 - 361
  • [22] Embedded split-gate flash memory with silicon nanocrystals for 90nm and beyond
    Chindalore, Gowrishankar
    Yater, Jane
    Gasquet, Horacio
    Suhail, Mohammed
    Kang, Sung-Taeg
    Hong, Cheong Min
    Ellis, Nicole
    Rinkenberger, Glenn
    Shen, James
    Herrick, Matthew
    Malloch, Wendy
    Syzdek, Ronald
    Baker, Kelly
    Chang, Ko-Min
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 105 - 106
  • [23] Erase voltage impact on 0.18μm triple self-aligned split-gate flash memory endurance
    董耀旗
    孔蔚然
    Nhan Do
    王序伦
    李荣林
    半导体学报, 2010, (06) : 74 - 77
  • [24] A simple and efficient self-limiting erase scheme for high performance split-gate flash memory cells
    Ahn, BJ
    Sone, JH
    Kim, JW
    Choi, IH
    Kim, DM
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (11) : 438 - 440
  • [25] Scaling considerations for sub-90 nm split-gate flash memory cells
    Saha, S. K.
    IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (01) : 144 - 150
  • [26] A novel self-aligned highly reliable sidewall split-gate flash memory
    Cho, CYS
    Chen, MJ
    Chen, CF
    Tuntasood, P
    Fan, DT
    Liu, TY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (03) : 465 - 473
  • [27] Charge-gain program disturb mechanism in split-gate flash memory cell
    Markov, V.
    Korablev, K.
    Kotov, A.
    Liu, X.
    Jia, Y. B.
    Dang, T. N.
    Levi, A.
    2007 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2007, : 43 - 47
  • [28] Split-Gate Flash Memory Cell Odd/Even Fail Pattern Failure Analysis
    Chiu, Re-Long
    Higgins, Jason
    Ying, Shu-Lan
    Chung, Jones
    Wang, Gang
    Liu, Xu
    Lim, Ty
    ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 393 - 395
  • [29] Characterization of split gate flash memory endurance degradation mechanism
    Wu, TI
    Chih, YD
    Chen, SH
    Wang, W
    Chang, MC
    Shih, JR
    Chin, HW
    Wu, K
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 115 - 117
  • [30] Erase voltage impact on 0.18 mu m triple self-aligned split-gate flash memory endurance
    Dong Yaoqi
    Kong Weiran
    Nhan Do
    Wang Shiuh-Luen
    Gabriel, Lee
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (06)