Scan-based BIST using an improved scan forest architecture

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Li, KW [1 ]
Wu, YL [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Scan forest is an efficient scan architecture which can reduce the test application cost, test power of scan testing and test data volume greatly. The scan forest is modified for scan-based BIST. Techniques are used to make the existing scan forest architecture to an improved scan forest that is more suitable for BIST. A scan flip-flop re-grouping technique is introduced to make the scan flip-flop groups have similar sizes. Sufficient experimental results show that the proposed techniques improve the popular test-per-scan test architecture greatly on fault coverage and test length. It is shown according to the experimental results that test length is reduced 77.3% on average for all benchmark circuits.
引用
收藏
页码:88 / 93
页数:6
相关论文
共 50 条
  • [41] Scan-based Attack on the LED Block Cipher Using Scan Signatures
    Fujishiro, Mika
    Yanagisawa, Masao
    Togawa, Nozomu
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1460 - 1463
  • [42] Scan-based Attack against DES Cryptosystems Using Scan Signatures
    Kodera, Hirokazu
    Yanagisawa, Masao
    Togawa, Nozomu
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 599 - 602
  • [43] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [44] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [45] Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure
    Sato, Yasuo
    Yamaguchi, Hisato
    Matsuzono, Makoto
    Kajihara, Seiji
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 54 - 59
  • [46] Efficient scan-based BIST scheme for low power testing of VLSI chips
    Shah, Malav
    ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381
  • [47] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
    Tomita, A.
    Wen, X.
    Sato, Y.
    Kajihara, S.
    Girard, P.
    Tehranipoor, M.
    Wang, L. -T.
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 19 - 24
  • [48] Cost-effective deterministic partitioning for rapid diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (01): : 42 - 53
  • [49] On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
    Tomita, Akihiro
    Wen, Xiaoqing
    Sato, Yasuo
    Kajihara, Seiji
    Miyase, Kohei
    Holst, Stefan
    Girard, Patrick
    Tehranipoor, Mohammad
    Wang, Laung-Terng
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (10): : 2706 - 2718
  • [50] Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
    Hua-Guo Liang
    Sybille Hellebrand
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2002, 18 : 159 - 170