共 50 条
- [31] An efficient deterministic test pattern generator for scan-based BIST environment JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 43 - 53
- [32] An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment Journal of Electronic Testing, 2002, 18 : 43 - 53
- [33] Altering a pseudo-random bit sequence for scan-based BIST INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
- [34] Low-energy BIST design for scan-based logic circuits 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
- [36] Mist-Scan: A Secure Scan Chain Architecture to Resist Scan-Based Attacks in Cryptographic Chips 2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 135 - 140
- [38] Design of scan-based low testing power architecture Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2001, 38 (12):
- [39] Test-point selection algorithm using small signal model for scan-based BIST ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 507 - 507
- [40] Dynamically Changeable Secure Scan Architecture against Scan-Based Side Channel Attack 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 155 - 158