Scan-based BIST using an improved scan forest architecture

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Li, KW [1 ]
Wu, YL [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Scan forest is an efficient scan architecture which can reduce the test application cost, test power of scan testing and test data volume greatly. The scan forest is modified for scan-based BIST. Techniques are used to make the existing scan forest architecture to an improved scan forest that is more suitable for BIST. A scan flip-flop re-grouping technique is introduced to make the scan flip-flop groups have similar sizes. Sufficient experimental results show that the proposed techniques improve the popular test-per-scan test architecture greatly on fault coverage and test length. It is shown according to the experimental results that test length is reduced 77.3% on average for all benchmark circuits.
引用
收藏
页码:88 / 93
页数:6
相关论文
共 50 条
  • [31] An efficient deterministic test pattern generator for scan-based BIST environment
    Wang, WL
    Lee, KJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 43 - 53
  • [32] An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment
    Wei-Lun Wang
    Kuen-Jong Lee
    Journal of Electronic Testing, 2002, 18 : 43 - 53
  • [33] Altering a pseudo-random bit sequence for scan-based BIST
    Touba, NA
    McCluskey, EJ
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
  • [34] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
  • [35] A Lightweight Scan Architecture against the Scan-based Side-channel Attack
    Wang, Xiangqi
    Gong, Xingxing
    Pan, Xianmin
    Wang, Weizheng
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2023, 23 (04) : 243 - 250
  • [36] Mist-Scan: A Secure Scan Chain Architecture to Resist Scan-Based Attacks in Cryptographic Chips
    Taherifard, Mohammad
    Beitollahi, Hakem
    Jamali, Fateme
    Norollah, Amin
    Patooghy, Ahmad
    2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 135 - 140
  • [37] A secure scan architecture using dynamic key to thwart scan-based side-channel attacks
    Wang, Weizheng
    Chen, Jinhai
    Pan, Xianmin
    MICROELECTRONICS JOURNAL, 2024, 143
  • [38] Design of scan-based low testing power architecture
    Xu, Lei
    Sun, Yi-He
    Chen, Hong-Yi
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2001, 38 (12):
  • [39] Test-point selection algorithm using small signal model for scan-based BIST
    Hu, H
    Sun, YH
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 507 - 507
  • [40] Dynamically Changeable Secure Scan Architecture against Scan-Based Side Channel Attack
    Atobe, Yuta
    Shi, Youhua
    Yanagisawa, Masao
    Togawa, Nozomu
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 155 - 158