An Overview of Selected Heterogeneous and Reconfigurable Architectures

被引:3
|
作者
Stojanovic, Sasa [1 ]
Bojic, Dragan [1 ]
Bojovic, Miroslav [1 ]
机构
[1] Univ Belgrade, Sch Elect Engn, Belgrade, Serbia
关键词
ACCELERATION; PLATFORM; GPU;
D O I
10.1016/bs.adcom.2014.11.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Node level heterogeneous architectures are gaining popularity because of their excellent performance exhibited in real world applications from various domains. The main advantages of these architectures are better price-performance and power-performance ratios compared to traditional symmetric CPU architectures. This article presents an overview of most interesting node level heterogeneous architectures, focusing on some common architectures, such as the NVIDIA and the ATI graphics processing units, the Cell Broadband Engine Architecture, the ClearSpeed processor, the field programmable gate array accelerator solutions from Maxeler MaxNodes, the SGI systems (RASC), and the Convey Hybrid-Core Computer. The presentation encompasses hardware resources and available software development tools for each of the mentioned architectures with both qualitative and quantitative comparisons. Toward the conclusion, the authors express their viewpoint on the future of heterogeneous computing.
引用
收藏
页码:1 / 45
页数:45
相关论文
共 50 条
  • [41] SHARED RECONFIGURABLE ARCHITECTURES FOR CMPS
    Watkins, Matthew A.
    Cianchetti, Mark J.
    Albonesi, David H.
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 299 - 304
  • [42] Application of Reconfigurable CORDIC Architectures
    Oskar Mencer
    Luc Séméria
    Martin Morf
    Jean-Marc Delosme
    Journal of VLSI signal processing systems for signal, image and video technology, 2000, 24 : 211 - 221
  • [43] Application of reconfigurable CORDIC architectures
    Mencer, O
    Semeria, L
    Morf, M
    Delosme, JM
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 182 - 186
  • [44] Reconfigurable architectures [Rekonfigurierbare Architekturen]
    Berekovic M.
    Hochberger C.
    Koch A.
    Informatik-Spektrum, 2008, 31 (4) : 344 - 347
  • [45] Methodology and Example-Driven Interconnect Synthesis for Designing Heterogeneous Coarse-Grain Reconfigurable Architectures
    Glaser, Johann
    Wolf, Clifford
    MODELS, METHODS, AND TOOLS FOR COMPLEX CHIP DESIGN: SELECTED CONTRIBUTIONS FROM FDL 2012, 2014, 265 : 201 - 221
  • [47] Optimizing heterogeneous architectures
    Lee, B
    EDN, 2006, 51 (05) : 65 - +
  • [48] Heterogeneous reconfigurable systems
    Rabacy, JM
    Abnous, A
    Ichikawa, Y
    Seno, K
    Wan, M
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 24 - 34
  • [49] Resource Budgeting for Reliability in Reconfigurable Architectures
    Zhang, Hongyan
    Bauer, Lars
    Henkel, Joerg
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [50] On reconfigurable architectures for efficient matrix inversion
    de Matos, Goncalo M.
    Neto, Horacio C.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 369 - 374