An Overview of Selected Heterogeneous and Reconfigurable Architectures

被引:3
|
作者
Stojanovic, Sasa [1 ]
Bojic, Dragan [1 ]
Bojovic, Miroslav [1 ]
机构
[1] Univ Belgrade, Sch Elect Engn, Belgrade, Serbia
关键词
ACCELERATION; PLATFORM; GPU;
D O I
10.1016/bs.adcom.2014.11.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Node level heterogeneous architectures are gaining popularity because of their excellent performance exhibited in real world applications from various domains. The main advantages of these architectures are better price-performance and power-performance ratios compared to traditional symmetric CPU architectures. This article presents an overview of most interesting node level heterogeneous architectures, focusing on some common architectures, such as the NVIDIA and the ATI graphics processing units, the Cell Broadband Engine Architecture, the ClearSpeed processor, the field programmable gate array accelerator solutions from Maxeler MaxNodes, the SGI systems (RASC), and the Convey Hybrid-Core Computer. The presentation encompasses hardware resources and available software development tools for each of the mentioned architectures with both qualitative and quantitative comparisons. Toward the conclusion, the authors express their viewpoint on the future of heterogeneous computing.
引用
收藏
页码:1 / 45
页数:45
相关论文
共 50 条
  • [31] Reconfigurable Architectures for Bioinformatics Applications
    Dollas, Apostolos
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 6 - 7
  • [32] Application of reconfigurable CORDIC architectures
    Mencer, Oskar
    Séméria, Luc
    Morf, Martin
    Delosme, Jean-Marc
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2000, 24 (02): : 211 - 221
  • [33] Dynamically Reconfigurable Filtering Architectures
    Valero, Mathieu
    Arantes, Luciana
    Potop-Butucaru, Maria Gradinariu
    Sens, Pierre
    STABILIZATION, SAFETY, AND SECURITY OF DISTRIBUTED SYSTEMS, 2010, 6366 : 504 - 518
  • [34] 2019 Reconfigurable Architectures Workshop
    Kastensmidt, Fernanda Lima
    Diessel, Oliver
    Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2019, 2019,
  • [35] Reconfigurable Architectures for GNSS Receiver
    Khatri, Kriti
    Gajjar, Nagendra
    3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012), 2012,
  • [36] Reconfigurable Architectures Workshop - RAW
    Becker, Juergen
    Bian, Jinian
    Bobda, Christophe
    Cumplido, Rene
    Huebner, Michael
    Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012, 2012,
  • [37] Secure Boot for Reconfigurable Architectures
    Siddiqui, Ali Shuja
    Gui, Yutian
    Saqib, Fareena
    CRYPTOGRAPHY, 2020, 4 (04) : 1 - 15
  • [38] Reconfigurable Multithreading Architectures: A Survey
    Zaykov, Pavel G.
    Kuzmanov, Georgi K.
    Gaydadjiev, Georgi N.
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 263 - 274
  • [39] A Survey on Embedded Reconfigurable Architectures
    Kareemullah, H.
    Janakiraman, N.
    Kumar, P. Nirmal
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1500 - 1504
  • [40] Application of reconfigurable CORDIC architectures
    Mencer, O
    Séméria, L
    Morf, M
    Delosme, JM
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (2-3): : 211 - 221