Performance evaluation of deep sub-micron, fully-depleted silicon-on-insulator (FD-SOI) transistors at low temperatures

被引：0

作者：

Yuan, J ^{[1
]}

Patel, JU ^{[1
]}

Vandooren, A ^{[1
]}

机构：

[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA

来源：

2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5 | 2000年

关键词：

D O I：

暂无

中图分类号：

V [航空、航天];

学科分类号：

08 ; 0825 ;

摘要：

The performance of 0.25, 0.3 and 0.35 mum fully-depleted SOI transistors is characterized between 77 and 300K. The behavior of device parameters such as drain current, mobility, transconductance, threshold voltage, subthreshold slope, and Early voltage is analyzed. The suitability of sub-micron FD-SOI devices is examined for low temperature operation as encountered in deep space exploration missions. The results indicate significant performance improvements with decreasing temperature down to 100K. A second effect dominates below this temperature, thus decreasing mobility and leading to other parameter degradations below 100K.

引用

页码：415 / 419

页数：5

共 44 条

[11] Simulations of heat conduction in sub-micron silicon-on-insulator transistors accounting for phonon dispersion and polarization
Narumanchi, SVJ
Murthy, JY
Amon, CH
[J]. ELECTRONIC AND PHOTONIC PACKAGING, ELECTRICAL SYSTEMS AND PHOTONIC DESIGN AND NANOTECHNOLOGY - 2003, 2003, : 329 - 339
[12] PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub quarter micron CMOS technology
Maiti, B
Tobin, PJ
Hobbs, C
Hegde, RI
Huang, F
O'Meara, DL
Jovanovic, D
Mendicino, M
Chen, J
Connelly, D
Adetutu, O
Mogab, J
Candelaria, J
La, LB
[J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 781 - 784
[13] Performance Analysis of Fully Depleted SOI Tapered Body Reduced Source (FD-SOI TBRS) MOSFET for Low Power Digital Applications
Mishra, Vimal Kumar
Chauhan, R. K.
[J]. PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON FRONTIERS IN INTELLIGENT COMPUTING: THEORY AND APPLICATIONS, (FICTA 2016), VOL 2, 2017, 516 : 361 - 368
[14] A Subthreshold Current Model of Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistors with Vertical Gaussian Profile
Zhang, Guohe
Chen, Kebin
Liang, Feng
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
[15] A Subthreshold Swing Model for Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistors with Vertical Gaussian Profile
Zhang, Guohe
Chen, Kebin
Zheng, Xue
Liang, Feng
Li, Zunchao
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (01)
[16] Performance Analysis of Modified Source and Tunnel Diode Body Contact Based Fully-Depleted Silicon-on-Insulator MOSFET for Low Power Digital Applications
Mishra, Vimal Kumar
Chauhan, R. K.
[J]. JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (01) : 59 - 66
[17] MEASUREMENTS OF INTERFACE STATE DENSITY IN PARTIALLY-DEPLETED AND FULLY-DEPLETED SILICON-ON-INSULATOR MOSFETS BY A HIGH LOW-FREQUENCY TRANSCONDUCTANCE METHOD
YANG, PC
CHEN, HS
LI, SS
[J]. SOLID-STATE ELECTRONICS, 1992, 35 (08) : 1031 - 1035
[18] Radiation effects in silicon-on-insulator transistors with back-gate control method fabricated with OKI Semiconductor 0.20 μm FD-SOI technology
Kochiyama, M.
Sega, T.
Hara, K.
Arai, Y.
Miyoshi, T.
Ikegami, Y.
Terada, S.
Unno, Y.
Fukuda, K.
Okihara, M.
[J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 636 : S62 - S67
[19] Improvement of Sidewall Roughness of Sub-Micron Silicon-on-Insulator Waveguides for Low-Loss On-Chip Links
Bellegarde, Cyril
Pargon, Erwine
Sciancalepore, Corrado
Petit-Etienne, Camille
Hughes, Vincent
Hartmann, Jean-Michel
Lyan, Philippe
[J]. SILICON PHOTONICS XII, 2017, 10108
[20] Analog/Radio-Frequency Performance Analysis of Nanometer Negative Capacitance Fully Depleted Silicon-On-Insulator Transistors
Si, Peng
Zhang, Kai
Yu, Tianyu
Zhao, Zhifeng
Lu, Weifeng
[J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (01): : 47 - 53

← 1 2 3 4 5 →