Sequential equivalence checking without state space traversal

被引：29
|
作者：
van Eijk, CAJ [1 ]
机构：
[1] Eindhoven Univ Technol, Design Automat Sect, NL-5600 MB Eindhoven, Netherlands
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/DATE.1998.655922
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Because general algorithms for sequential equivalence checking require a state space traversal of the product machine, they are computationally expensive. In this paper; we present a new method for sequential equivalence checking which utilizes functionally equivalent signals to prove the equivalence of both circuits, thereby avoiding the state space traversal. The effectiveness of the proposed method is confirmed by experimental results on retimed and optimized ISCAS'89 benchmarks.
引用
收藏
页码：618 / 623
页数：6
相关论文
共 50 条
  • [1] Sequential equivalence checking
    Mathur, A
    Fujita, M
    Balakrishnan, M
    Mitra, R
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 18 - 19
  • [2] Value of sequential equivalence checking
    Kumar, R.
    Kunz, W.
    Electronic Engineering (London), 1999, 71 (869):
  • [3] SAT-based verification without state space traversal
    Bjesse, P
    Claessen, K
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2000, 1954 : 372 - 389
  • [4] Equivalence Checking of Sequential Quantum Circuits
    Wang, Qisheng
    Li, Riling
    Ying, Mingsheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 3143 - 3156
  • [5] Sequential equivalence checking using cuts
    Huang, Wei
    Tang, PuShan
    Ding, Min
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 455 - 458
  • [6] Sequential equivalence checking by symbolic simulation
    Ritter, G
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2000, 1954 : 423 - 442
  • [7] Preparing Rearchitected Designs for Sequential Equivalence Checking
    Nodine, Mark
    MTV 2008: NINTH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION, PROCEEDINGS, 2009, : 27 - 32
  • [8] Sequential equivalence checking based on structural similarities
    van Eijk, CAJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 814 - 819
  • [9] Design automation - The value of sequential equivalence checking
    Kumar, R
    Kunz, W
    ELECTRONIC ENGINEERING, 1999, 71 (869): : 22 - +
  • [10] Retiming verification using sequential equivalence checking
    Kahne, Brian
    Abadir, Magdy
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 138 - +
12345