Sequential equivalence checking using cuts

被引：0
|
作者：
Huang, Wei [1 ]
Tang, PuShan [1 ]
Ding, Min [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
来源：
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents an algorithm which is an improvement of Van Eijk's Algorithm[5] by incorporating a cutpoints technique[8]. Combinational verification often uses the technique to convert large scale circuits to several small ones, which will be verified separately. Reasonable cuts can bring less time consuming to combinational verification. We embed the technique into sequential equivalence checking. Experimental results show that the proposed method can achieve about 2x speedup over the original one.
引用
收藏
页码：455 / 458
页数：4
相关论文
共 50 条
  • [1] Equivalence checking using independent cuts
    Xu, Z
    Yan, XL
    Lu, YJ
    Ge, HT
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 482 - 485
  • [2] Equivalence checking using cuts and heaps
    Kuehlmann, A
    Krohm, F
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 263 - 268
  • [3] Sequential equivalence checking
    Mathur, A
    Fujita, M
    Balakrishnan, M
    Mitra, R
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 18 - 19
  • [4] Retiming verification using sequential equivalence checking
    Kahne, Brian
    Abadir, Magdy
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 138 - +
  • [5] Value of sequential equivalence checking
    Kumar, R.
    Kunz, W.
    Electronic Engineering (London), 1999, 71 (869):
  • [6] An efficient sequential equivalence checking framework using Boolean Satisfiability
    Zheng, Feijun
    Weng, Yanling
    Yan, Xiaolang
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1174 - 1177
  • [7] Equivalence Checking of Sequential Quantum Circuits
    Wang, Qisheng
    Li, Riling
    Ying, Mingsheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 3143 - 3156
  • [8] Sequential equivalence checking by symbolic simulation
    Ritter, G
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2000, 1954 : 423 - 442
  • [9] Preparing Rearchitected Designs for Sequential Equivalence Checking
    Nodine, Mark
    MTV 2008: NINTH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION, PROCEEDINGS, 2009, : 27 - 32
  • [10] Sequential equivalence checking based on structural similarities
    van Eijk, CAJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 814 - 819
12345