Equivalence Checking of Sequential Quantum Circuits

被引:7
|
作者
Wang, Qisheng [1 ]
Li, Riling [1 ,2 ]
Ying, Mingsheng [1 ,2 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
[2] Chinese Acad Sci, Inst Software, State Key Lab Comp Sci, Beijing 100190, Peoples R China
基金
中国国家自然科学基金;
关键词
Equivalence checking; mealy machines; quantum circuits; quantum computing; sequential circuits; MODEL CHECKING; VERIFICATION; DIAGNOSIS;
D O I
10.1109/TCAD.2021.3117506
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We define a formal framework for equivalence checking of sequential quantum circuits. The model we adopt is a quantum state machine, which is a natural quantum generalization of Mealy machines. A major difficulty in checking quantum circuits (but not present in checking classical circuits) is that the state spaces of quantum circuits are continuums. This difficulty is resolved by our main theorem showing that equivalence checking of two quantum Mealy machines can be done with input sequences that are taken from some chosen basis (which are finite) and have a length quadratic in the dimensions of the state Hilbert spaces of the machines. Based on this theoretical result, we develop an (and to the best of our knowledge, the first) algorithm for checking equivalence of sequential quantum circuits with running time O(23(m+5l)(2(3m)( )+ 2(3l))), where m and l denote the numbers of input and internal qubits, respectively. The complexity of our algorithm is comparable with that of the known algorithms for checking classical sequential circuits in the sense that both are exponential in the number of (qu)bits. Several case studies and experiments are presented.
引用
收藏
页码:3143 / 3156
页数:14
相关论文
共 50 条
  • [1] Advanced Equivalence Checking for Quantum Circuits
    Burgholzer, Lukas
    Wille, Robert
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (09) : 1810 - 1824
  • [2] Checking equivalence of quantum circuits and states
    Viamontes, George R.
    Markov, Igor L.
    Hayes, John P.
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 69 - +
  • [3] Equivalence Checking of Dynamic Quantum Circuits
    Hong, Xin
    Feng, Yuan
    Li, Sanjiang
    Ying, Mingsheng
    [J]. 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [4] Partial Equivalence Checking of Quantum Circuits
    Chen, Tian-Fu
    Jiang, Jie-Hong R.
    Hsieh, Min-Hsiu
    [J]. 2022 IEEE INTERNATIONAL CONFERENCE ON QUANTUM COMPUTING AND ENGINEERING (QCE 2022), 2022, : 594 - 604
  • [5] Sequential Equivalence Checking of Clock-Gated Circuits
    Dai, Yu-Yun
    Khoo, Kei-Yong
    Brayton, Robert K.
    [J]. 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [6] Sequential Equivalence Checking for Clock-Gated Circuits
    Savoj, Hamid
    Mishchenko, Alan
    Brayton, Robert
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 305 - 317
  • [7] Approximate Equivalence Checking of Noisy Quantum Circuits
    Hong, Xin
    Ying, Mingsheng
    Feng, Yuan
    Zhou, Xiangzhen
    Li, Sanjiang
    [J]. 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 637 - 642
  • [8] FAST EQUIVALENCE-CHECKING FOR QUANTUM CIRCUITS
    Yamashita, Shigeru
    Markov, Igor L.
    [J]. QUANTUM INFORMATION & COMPUTATION, 2010, 10 (9-10) : 721 - 734
  • [9] Equivalence Checking of Quantum Circuits by Model Counting
    Mei, Jingyi
    Coopmans, Tim
    Bonsangue, Marcello
    Laarman, Alfons
    [J]. AUTOMATED REASONING, IJCAR 2024, PT II, 2024, 14740 : 401 - 421
  • [10] Equivalence Checking of Bounded Sequential Circuits based on Grobner Basis
    Wang Guanjun
    Zhao Ying
    Tong Minming
    [J]. 2014 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID 2014), VOL 2, 2014,