Sequential equivalence checking using cuts

被引：0

作者：

Huang, Wei ^{[1
]}

Tang, PuShan ^{[1
]}

Ding, Min ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China

来源：

ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an algorithm which is an improvement of Van Eijk's Algorithm[5] by incorporating a cutpoints technique[8]. Combinational verification often uses the technique to convert large scale circuits to several small ones, which will be verified separately. Reasonable cuts can bring less time consuming to combinational verification. We embed the technique into sequential equivalence checking. Experimental results show that the proposed method can achieve about 2x speedup over the original one.

引用

页码：455 / 458

页数：4

共 50 条

[41] Leveraging sequential equivalence checking to enable system-level to RTL flows
Urard, Pascal
Maalej, Asma
Guizzetti, Roberto
Chawla, Nitin
Krishnaswamy, Venkatram
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 816 - 821
[42] Mining global constraints with domain knowledge for improving bounded sequential equivalence checking
Wiu, Weixin
Hsiao, Michael S.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 197 - 201
[43] Combinational equivalence checking using satisfiability and recursive learning
Marques-Silva, J
Glass, T
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 145 - 149
[44] On Neural Network Equivalence Checking Using SMT Solvers
Eleftheriadis, Charis
Kekatos, Nikolaos
Katsaros, Panagiotis
Tripakis, Stavros
FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, FORMATS 2022, 2022, 13465 : 237 - 257
[45] Equivalence Checking on System Level using A Priori Knowledge
Thole, Niels
Riener, Heinz
Fey, Gorschwin
2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 177 - 182
[46] Checking nested properties using bounded model checking and sequential ATPG
Qiang, Q
Saab, DG
Abraham, JA
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 225 - 230
[47] Using Logic Synthesis and Circuit Reasoning for Equivalence Checking
Fan, Quanrun
Pan, Feng
Duan, Xindong
ADVANCED MANUFACTURING SYSTEMS, PTS 1-3, 2011, 201-203 : 836 - 840
[48] Optimal Stateless Model Checking for Reads-From Equivalence under Sequential Consistency
Abdulla, Parosh Aziz
Atig, Mohamed Faouzi
Jonsson, Bengt
Lang, Magnus
Tuan Phong Ngo
Sagonas, Konstantinos
PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2019, 3 (OOPSLA):
[49] Towards a C plus plus -based design methodology facilitating sequential equivalence checking
Georgelin, Philippe
Krishnaswamy, Venkat
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 93 - +
[50] Ensuring Trust of Third-Party Hardware Design with Constrained Sequential Equivalence Checking
Shrestha, Gyanendra
Hsiao, Michael S.
2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, 2012, : 7 - 12

← 1 2 3 4 5 →