Dataflow transformations in high-level DSP system design

被引：0

作者：

Saha, Sankalita ^{[1
]}

Puthenpurayil, Sebastian ^{[1
]}

Bhattacharyya, Shuvra S. ^{[1
]}

机构：

[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA

来源：

2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Dataflow graph transformations are important in many contexts of SoC implementation, particularly in the domain of signal processing. Most previous work on dataflow graph transformations has focused on synchronous dataflow and closely-related representations (e.g., see [1], [2], [3]). However, because SDF is limited to expressing static dataflow behaviors, modern SoC applications are often not fully amenable to SDE In this paper, we discuss methods of modeling and transformation for more flexible forms of dataflow that are better suited to high-level design of modern signal processing systems.

引用

下载

页码：131 / +

页数：2

共 50 条

[31] Multi-objective design strategy for high-level low power design of DSP systems
Bright, MS
Arslan, T
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 80 - 83
[32] High-level algorithmic complexity evaluation for system design
Ravasi, M
Mattavelli, M
JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 48 (13-15) : 403 - 427
[33] Automatic Parallelism through Macro Dataflow in High-level Array Languages
Ratnalikar, Pushkar
Chauhan, Arun
PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 489 - 490
[34] SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis
Bloch, Aurelien
Brunet, Simone Casale
Mattavelli, Marco
2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 62 - 68
[35] Automated Buffer Sizing of Dataflow Applications in a High-level Synthesis Workflow
Honorat, Alexandre
Dardaillon, Mickael
Miomandre, Hugo
Nezan, Jean-Francois
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (01)
[36] Operation net system: A formal design representation model for high-level synthesis of asynchronous systems based on transformations
Yoo, DH
Lee, DI
Lee, JA
APPLICATIONS AND THEORY OF PETRI NETS 2004, PROCEEDINGS, 2004, 3099 : 435 - 453
[37] High-Level Synthesis of Dynamic Dataflow Programs on heterogeneous MPSoC platforms
Bezati, Endri
Casale-Brunet, Simone
Mattavelli, Marco
Janneck, Jorn W.
PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), 2016, : 227 - 234
[38] System safety through automatic high-level code transformations: an experimental evaluation
Rebaudengo, M
Reorda, MS
Violante, M
Cheynet, P
Nicolescu, B
Velazco, R
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 297 - 301
[39] An approach to high-level synthesis system validation using formally verified transformations
Radhakrishnan, R
Teica, E
Vemuri, R
IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 80 - 85
[40] THE FUTURE OF HIGH-LEVEL DESIGN
DEGEUS, AJ
ELECTRONIC DESIGN, 1992, 40 (24) : 122 - 122

← 1 2 3 4 5 →